cslr_cscti.h 41 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929
  1. /********************************************************************
  2. * Copyright (C) 2013-2014 Texas Instruments Incorporated.
  3. *
  4. * Redistribution and use in source and binary forms, with or without
  5. * modification, are permitted provided that the following conditions
  6. * are met:
  7. *
  8. * Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. *
  11. * Redistributions in binary form must reproduce the above copyright
  12. * notice, this list of conditions and the following disclaimer in the
  13. * documentation and/or other materials provided with the
  14. * distribution.
  15. *
  16. * Neither the name of Texas Instruments Incorporated nor the names of
  17. * its contributors may be used to endorse or promote products derived
  18. * from this software without specific prior written permission.
  19. *
  20. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  21. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  22. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  23. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  24. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  25. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  26. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  27. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  28. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  29. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  30. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31. *
  32. */
  33. #ifndef CSLR_CSCTI_H_
  34. #define CSLR_CSCTI_H_
  35. #ifdef __cplusplus
  36. extern "C"
  37. {
  38. #endif
  39. #include <ti/csl/cslr.h>
  40. #include <ti/csl/tistdtypes.h>
  41. /**************************************************************************
  42. * Register Overlay Structure for __ALL__
  43. **************************************************************************/
  44. typedef struct {
  45. volatile Uint32 CTICONTROL;
  46. volatile Uint8 RSVD0[12];
  47. volatile Uint32 CTIINTACK;
  48. volatile Uint32 CTIAPPSET;
  49. volatile Uint32 CTIAPPCLR;
  50. volatile Uint32 CTIAPPPULSE;
  51. volatile Uint32 CTIINEN0;
  52. volatile Uint32 CTIINEN1;
  53. volatile Uint32 CTIINEN2;
  54. volatile Uint32 CTIINEN3;
  55. volatile Uint32 CTIINEN4;
  56. volatile Uint32 CTIINEN5;
  57. volatile Uint32 CTIINEN6;
  58. volatile Uint32 CTIINEN7;
  59. volatile Uint8 RSVD1[96];
  60. volatile Uint32 CTIOUTEN0;
  61. volatile Uint32 CTIOUTEN1;
  62. volatile Uint32 CTIOUTEN2;
  63. volatile Uint32 CTIOUTEN3;
  64. volatile Uint32 CTIOUTEN4;
  65. volatile Uint32 CTIOUTEN5;
  66. volatile Uint32 CTIOUTEN6;
  67. volatile Uint32 CTIOUTEN7;
  68. volatile Uint8 RSVD2[112];
  69. volatile Uint32 CTITRIGINSTATUS;
  70. volatile Uint32 CTITRIGOUTSTATUS;
  71. volatile Uint32 CTICHINSTATUS;
  72. volatile Uint32 CTICHOUTSTATUS;
  73. volatile Uint32 CTIGATE;
  74. volatile Uint32 ASICCTL;
  75. volatile Uint8 RSVD3[3476];
  76. volatile Uint32 ITCHINACK;
  77. volatile Uint32 ITTRIGINACK;
  78. volatile Uint32 ITCHOUT;
  79. volatile Uint32 ITTRIGOUT;
  80. volatile Uint32 ITCHOUTACK;
  81. volatile Uint32 ITTRIGOUTACK;
  82. volatile Uint32 ITCHIN;
  83. volatile Uint32 ITTRIGIN;
  84. volatile Uint8 RSVD4[4];
  85. volatile Uint32 ITCTRL;
  86. volatile Uint8 RSVD5[156];
  87. volatile Uint32 CLAIMSET;
  88. volatile Uint32 CLAIMCLR;
  89. volatile Uint8 RSVD6[8];
  90. volatile Uint32 LOCKACCESS;
  91. volatile Uint32 LOCKSTATUS;
  92. volatile Uint32 AUTHSTATUS;
  93. volatile Uint8 RSVD7[12];
  94. volatile Uint32 DEVID;
  95. volatile Uint32 DEVTYPE;
  96. volatile Uint32 PERIPHID4;
  97. volatile Uint32 PERIPHID5;
  98. volatile Uint32 PERIPHID6;
  99. volatile Uint32 PERIPHID7;
  100. volatile Uint32 PERIPHID0;
  101. volatile Uint32 PERIPHID1;
  102. volatile Uint32 PERIPHID2;
  103. volatile Uint32 PERIPHID3;
  104. volatile Uint32 COMPONID0;
  105. volatile Uint32 COMPONID1;
  106. volatile Uint32 COMPONID2;
  107. volatile Uint32 COMPONID3;
  108. } CSL_CsctiRegs;
  109. /**************************************************************************
  110. * Register Macros
  111. **************************************************************************/
  112. /* GLBEN */
  113. #define CSL_CSCTI_CTICONTROL (0x0U)
  114. /* The CTI Interrupt Acknowledge Register is write-only. Any bits written as a
  115. * 1 cause the CTITRIGOUT output signal to be acknowledged. The
  116. * acknowledgement is cleared when MAPTRIGOUT is deactivated. This register is
  117. * used when the CTITRIGOUT is used as a sticky output, that is, no hardware
  118. * acknowledge is supplied, and a software acknowledge is required. */
  119. #define CSL_CSCTI_CTIINTACK (0x10U)
  120. /* The CTI Application Trigger Set Register is read/write. A write to this
  121. * register causes a channel event to be raised, corresponding to the bit
  122. * written t */
  123. #define CSL_CSCTI_CTIAPPSET (0x14U)
  124. /* CTIAPPCLR */
  125. #define CSL_CSCTI_CTIAPPCLR (0x18U)
  126. /* The CTI Application Pulse Register is write-only. A write to this register
  127. * causes a channel event pulse, one CTICLK period, to be generated,
  128. * corresponding to the bit written to. The pulse external to the ECT can be
  129. * extended to multi-cycle by the handshaking interface circuits. This
  130. * register clears itself immediately, so it can be repeatedly written to
  131. * without software having to clear it. */
  132. #define CSL_CSCTI_CTIAPPPULSE (0x1CU)
  133. /* The CTI Trigger to Channel Enable Registers enable the signalling of an
  134. * event on CTM channels when the core issues a trigger, CTITRIGIN, to the
  135. * CTI. There is one register for each of the eight CTITRIGIN inputs. Within
  136. * each register there is one bit for each of the four channels implemented.
  137. * These registers do not affect the application trigger operations. */
  138. #define CSL_CSCTI_CTIINEN0 (0x20U)
  139. /* The CTI Trigger to Channel Enable Registers enable the signalling of an
  140. * event on CTM channels when the core issues a trigger, CTITRIGIN, to the
  141. * CTI. There is one register for each of the eight CTITRIGIN inputs. Within
  142. * each register there is one bit for each of the four channels implemented.
  143. * These registers do not affect the application trigger operations. */
  144. #define CSL_CSCTI_CTIINEN1 (0x24U)
  145. /* The CTI Trigger to Channel Enable Registers enable the signalling of an
  146. * event on CTM channels when the core issues a trigger, CTITRIGIN, to the
  147. * CTI. There is one register for each of the eight CTITRIGIN inputs. Within
  148. * each register there is one bit for each of the four channels implemented.
  149. * These registers do not affect the application trigger operations. */
  150. #define CSL_CSCTI_CTIINEN2 (0x28U)
  151. /* The CTI Trigger to Channel Enable Registers enable the signalling of an
  152. * event on CTM channels when the core issues a trigger, CTITRIGIN, to the
  153. * CTI. There is one register for each of the eight CTITRIGIN inputs. Within
  154. * each register there is one bit for each of the four channels implemented.
  155. * These registers do not affect the application trigger operations. */
  156. #define CSL_CSCTI_CTIINEN3 (0x2CU)
  157. /* The CTI Trigger to Channel Enable Registers enable the signalling of an
  158. * event on CTM channels when the core issues a trigger, CTITRIGIN, to the
  159. * CTI. There is one register for each of the eight CTITRIGIN inputs. Within
  160. * each register there is one bit for each of the four channels implemented.
  161. * These registers do not affect the application trigger operations. */
  162. #define CSL_CSCTI_CTIINEN4 (0x30U)
  163. /* The CTI Trigger to Channel Enable Registers enable the signalling of an
  164. * event on CTM channels when the core issues a trigger, CTITRIGIN, to the
  165. * CTI. There is one register for each of the eight CTITRIGIN inputs. Within
  166. * each register there is one bit for each of the four channels implemented.
  167. * These registers do not affect the application trigger operations. */
  168. #define CSL_CSCTI_CTIINEN5 (0x34U)
  169. /* The CTI Trigger to Channel Enable Registers enable the signalling of an
  170. * event on CTM channels when the core issues a trigger, CTITRIGIN, to the
  171. * CTI. There is one register for each of the eight CTITRIGIN inputs. Within
  172. * each register there is one bit for each of the four channels implemented.
  173. * These registers do not affect the application trigger operations. */
  174. #define CSL_CSCTI_CTIINEN6 (0x38U)
  175. /* The CTI Trigger to Channel Enable Registers enable the signalling of an
  176. * event on CTM channels when the core issues a trigger, CTITRIGIN, to the
  177. * CTI. There is one register for each of the eight CTITRIGIN inputs. Within
  178. * each register there is one bit for each of the four channels implemented.
  179. * These registers do not affect the application trigger operations. */
  180. #define CSL_CSCTI_CTIINEN7 (0x3CU)
  181. /* The CTI Channel to Trigger Enable Registers define which channels can
  182. * generate a CTITRIGOUT output. There is one register for each of the eight
  183. * CTITRIGOUT outputs. Within each register there is one bit for each of the
  184. * four channels implemented. These registers affect the mapping from
  185. * application trigger to trigger outputs. */
  186. #define CSL_CSCTI_CTIOUTEN0 (0xA0U)
  187. /* The CTI Channel to Trigger Enable Registers define which channels can
  188. * generate a CTITRIGOUT output. There is one register for each of the eight
  189. * CTITRIGOUT outputs. Within each register there is one bit for each of the
  190. * four channels implemented. These registers affect the mapping from
  191. * application trigger to trigger outputs. */
  192. #define CSL_CSCTI_CTIOUTEN1 (0xA4U)
  193. /* The CTI Channel to Trigger Enable Registers define which channels can
  194. * generate a CTITRIGOUT output. There is one register for each of the eight
  195. * CTITRIGOUT outputs. Within each register there is one bit for each of the
  196. * four channels implemented. These registers affect the mapping from
  197. * application trigger to trigger outputs. */
  198. #define CSL_CSCTI_CTIOUTEN2 (0xA8U)
  199. /* The CTI Channel to Trigger Enable Registers define which channels can
  200. * generate a CTITRIGOUT output. There is one register for each of the eight
  201. * CTITRIGOUT outputs. Within each register there is one bit for each of the
  202. * four channels implemented. These registers affect the mapping from
  203. * application trigger to trigger outputs. */
  204. #define CSL_CSCTI_CTIOUTEN3 (0xACU)
  205. /* The CTI Channel to Trigger Enable Registers define which channels can
  206. * generate a CTITRIGOUT output. There is one register for each of the eight
  207. * CTITRIGOUT outputs. Within each register there is one bit for each of the
  208. * four channels implemented. These registers affect the mapping from
  209. * application trigger to trigger outputs. */
  210. #define CSL_CSCTI_CTIOUTEN4 (0xB0U)
  211. /* The CTI Channel to Trigger Enable Registers define which channels can
  212. * generate a CTITRIGOUT output. There is one register for each of the eight
  213. * CTITRIGOUT outputs. Within each register there is one bit for each of the
  214. * four channels implemented. These registers affect the mapping from
  215. * application trigger to trigger outputs. */
  216. #define CSL_CSCTI_CTIOUTEN5 (0xB4U)
  217. /* The CTI Channel to Trigger Enable Registers define which channels can
  218. * generate a CTITRIGOUT output. There is one register for each of the eight
  219. * CTITRIGOUT outputs. Within each register there is one bit for each of the
  220. * four channels implemented. These registers affect the mapping from
  221. * application trigger to trigger outputs. */
  222. #define CSL_CSCTI_CTIOUTEN6 (0xB8U)
  223. /* The CTI Channel to Trigger Enable Registers define which channels can
  224. * generate a CTITRIGOUT output. There is one register for each of the eight
  225. * CTITRIGOUT outputs. Within each register there is one bit for each of the
  226. * four channels implemented. These registers affect the mapping from
  227. * application trigger to trigger outputs. */
  228. #define CSL_CSCTI_CTIOUTEN7 (0xBCU)
  229. /* The CTI Trigger In Status Register provides the status of the CTITRIGIN
  230. * inputs. */
  231. #define CSL_CSCTI_CTITRIGINSTATUS (0x130U)
  232. /* The CTI Trigger Out Status Register provides the status of the CTITRIGOUT
  233. * outputs. */
  234. #define CSL_CSCTI_CTITRIGOUTSTATUS (0x134U)
  235. /* The CTI Channel In Status Register provides the status of the CTI CTICHIN
  236. * inputs. */
  237. #define CSL_CSCTI_CTICHINSTATUS (0x138U)
  238. /* CTICHOUTSTATUS */
  239. #define CSL_CSCTI_CTICHOUTSTATUS (0x13CU)
  240. /* The Gate Enable Register prevents the channels from propagating through the
  241. * CTM to other CTIs. This enables local cross-triggering, for example for
  242. * causing an interrupt when the ETM trigger occurs. It can be used
  243. * effectively with CTIAPPSET, CTIAPPCLEAR, and CTIAPPPULSE for asserting
  244. * trigger outputs by asserting channels, without affecting the rest of the
  245. * system. On reset, this register is 0xF, and channel propagation is enabled. */
  246. #define CSL_CSCTI_CTIGATE (0x140U)
  247. /* shows the bit assignments for the External Multiplexor Control Register. */
  248. #define CSL_CSCTI_ASICCTL (0x144U)
  249. /* Set the value of the CTCHINACK outputs */
  250. #define CSL_CSCTI_ITCHINACK (0xEDCU)
  251. /* Set the value of the CTTRIGINACK outputs */
  252. #define CSL_CSCTI_ITTRIGINACK (0xEE0U)
  253. /* Set the value of CTCHOUT outputs */
  254. #define CSL_CSCTI_ITCHOUT (0xEE4U)
  255. /* Set the value of CTTRIGOUT outputs */
  256. #define CSL_CSCTI_ITTRIGOUT (0xEE8U)
  257. /* Read the values of the CTCHOUTACK inputs */
  258. #define CSL_CSCTI_ITCHOUTACK (0xEECU)
  259. /* Read the values of the CTTRIGOUTACK inputs */
  260. #define CSL_CSCTI_ITTRIGOUTACK (0xEF0U)
  261. /* Read the values of CTCHIN inputs */
  262. #define CSL_CSCTI_ITCHIN (0xEF4U)
  263. /* Read the values of CTTRIGIN inputs */
  264. #define CSL_CSCTI_ITTRIGIN (0xEF8U)
  265. /* Integration Mode Control Register */
  266. #define CSL_CSCTI_ITCTRL (0xF00U)
  267. /* Claim Tag Set */
  268. #define CSL_CSCTI_CLAIMSET (0xFA0U)
  269. /* Claim Tag Clear */
  270. #define CSL_CSCTI_CLAIMCLR (0xFA4U)
  271. /* Lock Access */
  272. #define CSL_CSCTI_LOCKACCESS (0xFB0U)
  273. /* Lock Status */
  274. #define CSL_CSCTI_LOCKSTATUS (0xFB4U)
  275. /* Authentification status */
  276. #define CSL_CSCTI_AUTHSTATUS (0xFB8U)
  277. /* Device ID */
  278. #define CSL_CSCTI_DEVID (0xFC8U)
  279. /* Device type identifier */
  280. #define CSL_CSCTI_DEVTYPE (0xFCCU)
  281. /* Peripheral ID4 */
  282. #define CSL_CSCTI_PERIPHID4 (0xFD0U)
  283. /* Peripheral ID5 */
  284. #define CSL_CSCTI_PERIPHID5 (0xFD4U)
  285. /* Peripheral ID6 */
  286. #define CSL_CSCTI_PERIPHID6 (0xFD8U)
  287. /* Peripheral ID7 */
  288. #define CSL_CSCTI_PERIPHID7 (0xFDCU)
  289. /* Peripheral ID0 */
  290. #define CSL_CSCTI_PERIPHID0 (0xFE0U)
  291. /* Peripheral ID1 */
  292. #define CSL_CSCTI_PERIPHID1 (0xFE4U)
  293. /* Peripheral ID2 */
  294. #define CSL_CSCTI_PERIPHID2 (0xFE8U)
  295. /* Peripheral ID3 */
  296. #define CSL_CSCTI_PERIPHID3 (0xFECU)
  297. /* Component ID0 */
  298. #define CSL_CSCTI_COMPONID0 (0xFF0U)
  299. /* Component ID1 */
  300. #define CSL_CSCTI_COMPONID1 (0xFF4U)
  301. /* Component ID2 */
  302. #define CSL_CSCTI_COMPONID2 (0xFF8U)
  303. /* Component ID3 */
  304. #define CSL_CSCTI_COMPONID3 (0xFFCU)
  305. /**************************************************************************
  306. * Field Definition Macros
  307. **************************************************************************/
  308. /* CTICONTROL */
  309. #define CSL_CSCTI_CTICONTROL_GLBEN_MASK (0x00000001U)
  310. #define CSL_CSCTI_CTICONTROL_GLBEN_SHIFT (0U)
  311. #define CSL_CSCTI_CTICONTROL_GLBEN_RESETVAL (0x00000000U)
  312. #define CSL_CSCTI_CTICONTROL_GLBEN_MAX (0x00000001U)
  313. #define CSL_CSCTI_CTICONTROL_RESETVAL (0x00000000U)
  314. /* CTIINTACK */
  315. #define CSL_CSCTI_CTIINTACK_INTACK_MASK (0x000000FFU)
  316. #define CSL_CSCTI_CTIINTACK_INTACK_SHIFT (0U)
  317. #define CSL_CSCTI_CTIINTACK_INTACK_RESETVAL (0x00000000U)
  318. #define CSL_CSCTI_CTIINTACK_INTACK_MAX (0x000000ffU)
  319. #define CSL_CSCTI_CTIINTACK_RESETVAL (0x00000000U)
  320. /* CTIAPPSET */
  321. #define CSL_CSCTI_CTIAPPSET_APPSET_MASK (0x0000000FU)
  322. #define CSL_CSCTI_CTIAPPSET_APPSET_SHIFT (0U)
  323. #define CSL_CSCTI_CTIAPPSET_APPSET_RESETVAL (0x00000000U)
  324. #define CSL_CSCTI_CTIAPPSET_APPSET_MAX (0x0000000fU)
  325. #define CSL_CSCTI_CTIAPPSET_RESETVAL (0x00000000U)
  326. /* CTIAPPCLR */
  327. #define CSL_CSCTI_CTIAPPCLR_APPCLEAR_MASK (0x0000000FU)
  328. #define CSL_CSCTI_CTIAPPCLR_APPCLEAR_SHIFT (0U)
  329. #define CSL_CSCTI_CTIAPPCLR_APPCLEAR_RESETVAL (0x00000000U)
  330. #define CSL_CSCTI_CTIAPPCLR_APPCLEAR_MAX (0x0000000fU)
  331. #define CSL_CSCTI_CTIAPPCLR_RESETVAL (0x00000000U)
  332. /* CTIAPPPULSE */
  333. #define CSL_CSCTI_CTIAPPPULSE_APPULSE_MASK (0x0000000FU)
  334. #define CSL_CSCTI_CTIAPPPULSE_APPULSE_SHIFT (0U)
  335. #define CSL_CSCTI_CTIAPPPULSE_APPULSE_RESETVAL (0x00000000U)
  336. #define CSL_CSCTI_CTIAPPPULSE_APPULSE_MAX (0x0000000fU)
  337. #define CSL_CSCTI_CTIAPPPULSE_RESETVAL (0x00000000U)
  338. /* CTIINEN0 */
  339. #define CSL_CSCTI_CTIINEN0_TRIGINEN_MASK (0x0000000FU)
  340. #define CSL_CSCTI_CTIINEN0_TRIGINEN_SHIFT (0U)
  341. #define CSL_CSCTI_CTIINEN0_TRIGINEN_RESETVAL (0x00000000U)
  342. #define CSL_CSCTI_CTIINEN0_TRIGINEN_MAX (0x0000000fU)
  343. #define CSL_CSCTI_CTIINEN0_RESETVAL (0x00000000U)
  344. /* CTIINEN1 */
  345. #define CSL_CSCTI_CTIINEN1_TRIGINEN_MASK (0x0000000FU)
  346. #define CSL_CSCTI_CTIINEN1_TRIGINEN_SHIFT (0U)
  347. #define CSL_CSCTI_CTIINEN1_TRIGINEN_RESETVAL (0x00000000U)
  348. #define CSL_CSCTI_CTIINEN1_TRIGINEN_MAX (0x0000000fU)
  349. #define CSL_CSCTI_CTIINEN1_RESETVAL (0x00000000U)
  350. /* CTIINEN2 */
  351. #define CSL_CSCTI_CTIINEN2_TRIGINEN_MASK (0x0000000FU)
  352. #define CSL_CSCTI_CTIINEN2_TRIGINEN_SHIFT (0U)
  353. #define CSL_CSCTI_CTIINEN2_TRIGINEN_RESETVAL (0x00000000U)
  354. #define CSL_CSCTI_CTIINEN2_TRIGINEN_MAX (0x0000000fU)
  355. #define CSL_CSCTI_CTIINEN2_RESETVAL (0x00000000U)
  356. /* CTIINEN3 */
  357. #define CSL_CSCTI_CTIINEN3_TRIGINEN_MASK (0x0000000FU)
  358. #define CSL_CSCTI_CTIINEN3_TRIGINEN_SHIFT (0U)
  359. #define CSL_CSCTI_CTIINEN3_TRIGINEN_RESETVAL (0x00000000U)
  360. #define CSL_CSCTI_CTIINEN3_TRIGINEN_MAX (0x0000000fU)
  361. #define CSL_CSCTI_CTIINEN3_RESETVAL (0x00000000U)
  362. /* CTIINEN4 */
  363. #define CSL_CSCTI_CTIINEN4_TRIGINEN_MASK (0x0000000FU)
  364. #define CSL_CSCTI_CTIINEN4_TRIGINEN_SHIFT (0U)
  365. #define CSL_CSCTI_CTIINEN4_TRIGINEN_RESETVAL (0x00000000U)
  366. #define CSL_CSCTI_CTIINEN4_TRIGINEN_MAX (0x0000000fU)
  367. #define CSL_CSCTI_CTIINEN4_RESETVAL (0x00000000U)
  368. /* CTIINEN5 */
  369. #define CSL_CSCTI_CTIINEN5_TRIGINEN_MASK (0x0000000FU)
  370. #define CSL_CSCTI_CTIINEN5_TRIGINEN_SHIFT (0U)
  371. #define CSL_CSCTI_CTIINEN5_TRIGINEN_RESETVAL (0x00000000U)
  372. #define CSL_CSCTI_CTIINEN5_TRIGINEN_MAX (0x0000000fU)
  373. #define CSL_CSCTI_CTIINEN5_RESETVAL (0x00000000U)
  374. /* CTIINEN6 */
  375. #define CSL_CSCTI_CTIINEN6_TRIGINEN_MASK (0x0000000FU)
  376. #define CSL_CSCTI_CTIINEN6_TRIGINEN_SHIFT (0U)
  377. #define CSL_CSCTI_CTIINEN6_TRIGINEN_RESETVAL (0x00000000U)
  378. #define CSL_CSCTI_CTIINEN6_TRIGINEN_MAX (0x0000000fU)
  379. #define CSL_CSCTI_CTIINEN6_RESETVAL (0x00000000U)
  380. /* CTIINEN7 */
  381. #define CSL_CSCTI_CTIINEN7_TRIGINEN_MASK (0x0000000FU)
  382. #define CSL_CSCTI_CTIINEN7_TRIGINEN_SHIFT (0U)
  383. #define CSL_CSCTI_CTIINEN7_TRIGINEN_RESETVAL (0x00000000U)
  384. #define CSL_CSCTI_CTIINEN7_TRIGINEN_MAX (0x0000000fU)
  385. #define CSL_CSCTI_CTIINEN7_RESETVAL (0x00000000U)
  386. /* CTIOUTEN0 */
  387. #define CSL_CSCTI_CTIOUTEN0_TRIGOUTEN_MASK (0x0000000FU)
  388. #define CSL_CSCTI_CTIOUTEN0_TRIGOUTEN_SHIFT (0U)
  389. #define CSL_CSCTI_CTIOUTEN0_TRIGOUTEN_RESETVAL (0x00000000U)
  390. #define CSL_CSCTI_CTIOUTEN0_TRIGOUTEN_MAX (0x0000000fU)
  391. #define CSL_CSCTI_CTIOUTEN0_RESETVAL (0x00000000U)
  392. /* CTIOUTEN1 */
  393. #define CSL_CSCTI_CTIOUTEN1_TRIGOUTEN_MASK (0x0000000FU)
  394. #define CSL_CSCTI_CTIOUTEN1_TRIGOUTEN_SHIFT (0U)
  395. #define CSL_CSCTI_CTIOUTEN1_TRIGOUTEN_RESETVAL (0x00000000U)
  396. #define CSL_CSCTI_CTIOUTEN1_TRIGOUTEN_MAX (0x0000000fU)
  397. #define CSL_CSCTI_CTIOUTEN1_RESETVAL (0x00000000U)
  398. /* CTIOUTEN2 */
  399. #define CSL_CSCTI_CTIOUTEN2_TRIGOUTEN_MASK (0x0000000FU)
  400. #define CSL_CSCTI_CTIOUTEN2_TRIGOUTEN_SHIFT (0U)
  401. #define CSL_CSCTI_CTIOUTEN2_TRIGOUTEN_RESETVAL (0x00000000U)
  402. #define CSL_CSCTI_CTIOUTEN2_TRIGOUTEN_MAX (0x0000000fU)
  403. #define CSL_CSCTI_CTIOUTEN2_RESETVAL (0x00000000U)
  404. /* CTIOUTEN3 */
  405. #define CSL_CSCTI_CTIOUTEN3_TRIGOUTEN_MASK (0x0000000FU)
  406. #define CSL_CSCTI_CTIOUTEN3_TRIGOUTEN_SHIFT (0U)
  407. #define CSL_CSCTI_CTIOUTEN3_TRIGOUTEN_RESETVAL (0x00000000U)
  408. #define CSL_CSCTI_CTIOUTEN3_TRIGOUTEN_MAX (0x0000000fU)
  409. #define CSL_CSCTI_CTIOUTEN3_RESETVAL (0x00000000U)
  410. /* CTIOUTEN4 */
  411. #define CSL_CSCTI_CTIOUTEN4_TRIGOUTEN_MASK (0x0000000FU)
  412. #define CSL_CSCTI_CTIOUTEN4_TRIGOUTEN_SHIFT (0U)
  413. #define CSL_CSCTI_CTIOUTEN4_TRIGOUTEN_RESETVAL (0x00000000U)
  414. #define CSL_CSCTI_CTIOUTEN4_TRIGOUTEN_MAX (0x0000000fU)
  415. #define CSL_CSCTI_CTIOUTEN4_RESETVAL (0x00000000U)
  416. /* CTIOUTEN5 */
  417. #define CSL_CSCTI_CTIOUTEN5_TRIGOUTEN_MASK (0x0000000FU)
  418. #define CSL_CSCTI_CTIOUTEN5_TRIGOUTEN_SHIFT (0U)
  419. #define CSL_CSCTI_CTIOUTEN5_TRIGOUTEN_RESETVAL (0x00000000U)
  420. #define CSL_CSCTI_CTIOUTEN5_TRIGOUTEN_MAX (0x0000000fU)
  421. #define CSL_CSCTI_CTIOUTEN5_RESETVAL (0x00000000U)
  422. /* CTIOUTEN6 */
  423. #define CSL_CSCTI_CTIOUTEN6_TRIGOUTEN_MASK (0x0000000FU)
  424. #define CSL_CSCTI_CTIOUTEN6_TRIGOUTEN_SHIFT (0U)
  425. #define CSL_CSCTI_CTIOUTEN6_TRIGOUTEN_RESETVAL (0x00000000U)
  426. #define CSL_CSCTI_CTIOUTEN6_TRIGOUTEN_MAX (0x0000000fU)
  427. #define CSL_CSCTI_CTIOUTEN6_RESETVAL (0x00000000U)
  428. /* CTIOUTEN7 */
  429. #define CSL_CSCTI_CTIOUTEN7_TRIGOUTEN_MASK (0x0000000FU)
  430. #define CSL_CSCTI_CTIOUTEN7_TRIGOUTEN_SHIFT (0U)
  431. #define CSL_CSCTI_CTIOUTEN7_TRIGOUTEN_RESETVAL (0x00000000U)
  432. #define CSL_CSCTI_CTIOUTEN7_TRIGOUTEN_MAX (0x0000000fU)
  433. #define CSL_CSCTI_CTIOUTEN7_RESETVAL (0x00000000U)
  434. /* CTITRIGINSTATUS */
  435. #define CSL_CSCTI_CTITRIGINSTATUS_TRIGINSTATUS_MASK (0x000000FFU)
  436. #define CSL_CSCTI_CTITRIGINSTATUS_TRIGINSTATUS_SHIFT (0U)
  437. #define CSL_CSCTI_CTITRIGINSTATUS_TRIGINSTATUS_RESETVAL (0x00000000U)
  438. #define CSL_CSCTI_CTITRIGINSTATUS_TRIGINSTATUS_MAX (0x000000ffU)
  439. #define CSL_CSCTI_CTITRIGINSTATUS_RESETVAL (0x00000000U)
  440. /* CTITRIGOUTSTATUS */
  441. #define CSL_CSCTI_CTITRIGOUTSTATUS_TRIGOUTSTATUS_MASK (0x000000FFU)
  442. #define CSL_CSCTI_CTITRIGOUTSTATUS_TRIGOUTSTATUS_SHIFT (0U)
  443. #define CSL_CSCTI_CTITRIGOUTSTATUS_TRIGOUTSTATUS_RESETVAL (0x00000000U)
  444. #define CSL_CSCTI_CTITRIGOUTSTATUS_TRIGOUTSTATUS_MAX (0x000000ffU)
  445. #define CSL_CSCTI_CTITRIGOUTSTATUS_RESETVAL (0x00000000U)
  446. /* CTICHINSTATUS */
  447. #define CSL_CSCTI_CTICHINSTATUS_CTICHOUTSTATUS_MASK (0x0000000FU)
  448. #define CSL_CSCTI_CTICHINSTATUS_CTICHOUTSTATUS_SHIFT (0U)
  449. #define CSL_CSCTI_CTICHINSTATUS_CTICHOUTSTATUS_RESETVAL (0x00000000U)
  450. #define CSL_CSCTI_CTICHINSTATUS_CTICHOUTSTATUS_MAX (0x0000000fU)
  451. #define CSL_CSCTI_CTICHINSTATUS_RESETVAL (0x00000000U)
  452. /* CTICHOUTSTATUS */
  453. #define CSL_CSCTI_CTICHOUTSTATUS_CTICHOUTSTATUS_MASK (0x0000000FU)
  454. #define CSL_CSCTI_CTICHOUTSTATUS_CTICHOUTSTATUS_SHIFT (0U)
  455. #define CSL_CSCTI_CTICHOUTSTATUS_CTICHOUTSTATUS_RESETVAL (0x00000000U)
  456. #define CSL_CSCTI_CTICHOUTSTATUS_CTICHOUTSTATUS_MAX (0x0000000fU)
  457. #define CSL_CSCTI_CTICHOUTSTATUS_RESETVAL (0x00000000U)
  458. /* CTIGATE */
  459. #define CSL_CSCTI_CTIGATE_CTIGATEEN0_MASK (0x00000001U)
  460. #define CSL_CSCTI_CTIGATE_CTIGATEEN0_SHIFT (0U)
  461. #define CSL_CSCTI_CTIGATE_CTIGATEEN0_RESETVAL (0x00000001U)
  462. #define CSL_CSCTI_CTIGATE_CTIGATEEN0_MAX (0x00000001U)
  463. #define CSL_CSCTI_CTIGATE_CTIGATEEN1_MASK (0x00000002U)
  464. #define CSL_CSCTI_CTIGATE_CTIGATEEN1_SHIFT (1U)
  465. #define CSL_CSCTI_CTIGATE_CTIGATEEN1_RESETVAL (0x00000001U)
  466. #define CSL_CSCTI_CTIGATE_CTIGATEEN1_MAX (0x00000001U)
  467. #define CSL_CSCTI_CTIGATE_CTIGATEEN2_MASK (0x00000004U)
  468. #define CSL_CSCTI_CTIGATE_CTIGATEEN2_SHIFT (2U)
  469. #define CSL_CSCTI_CTIGATE_CTIGATEEN2_RESETVAL (0x00000001U)
  470. #define CSL_CSCTI_CTIGATE_CTIGATEEN2_MAX (0x00000001U)
  471. #define CSL_CSCTI_CTIGATE_CTIGATEEN3_MASK (0x00000008U)
  472. #define CSL_CSCTI_CTIGATE_CTIGATEEN3_SHIFT (3U)
  473. #define CSL_CSCTI_CTIGATE_CTIGATEEN3_RESETVAL (0x00000001U)
  474. #define CSL_CSCTI_CTIGATE_CTIGATEEN3_MAX (0x00000001U)
  475. #define CSL_CSCTI_CTIGATE_RESETVAL (0x0000000fU)
  476. /* ASICCTL */
  477. #define CSL_CSCTI_ASICCTL_ASICCTL_MASK (0x000000FFU)
  478. #define CSL_CSCTI_ASICCTL_ASICCTL_SHIFT (0U)
  479. #define CSL_CSCTI_ASICCTL_ASICCTL_RESETVAL (0x00000000U)
  480. #define CSL_CSCTI_ASICCTL_ASICCTL_MAX (0x000000ffU)
  481. #define CSL_CSCTI_ASICCTL_RESETVAL (0x00000000U)
  482. /* ITCHINACK */
  483. #define CSL_CSCTI_ITCHINACK_CTCHINACK_MASK (0x0000000FU)
  484. #define CSL_CSCTI_ITCHINACK_CTCHINACK_SHIFT (0U)
  485. #define CSL_CSCTI_ITCHINACK_CTCHINACK_RESETVAL (0x00000000U)
  486. #define CSL_CSCTI_ITCHINACK_CTCHINACK_MAX (0x0000000fU)
  487. #define CSL_CSCTI_ITCHINACK_RESETVAL (0x00000000U)
  488. /* ITTRIGINACK */
  489. #define CSL_CSCTI_ITTRIGINACK_CTTRIGINACK_MASK (0x000000FFU)
  490. #define CSL_CSCTI_ITTRIGINACK_CTTRIGINACK_SHIFT (0U)
  491. #define CSL_CSCTI_ITTRIGINACK_CTTRIGINACK_RESETVAL (0x00000000U)
  492. #define CSL_CSCTI_ITTRIGINACK_CTTRIGINACK_MAX (0x000000ffU)
  493. #define CSL_CSCTI_ITTRIGINACK_RESETVAL (0x00000000U)
  494. /* ITCHOUT */
  495. #define CSL_CSCTI_ITCHOUT_CTCHOUT_MASK (0x0000000FU)
  496. #define CSL_CSCTI_ITCHOUT_CTCHOUT_SHIFT (0U)
  497. #define CSL_CSCTI_ITCHOUT_CTCHOUT_RESETVAL (0x00000000U)
  498. #define CSL_CSCTI_ITCHOUT_CTCHOUT_MAX (0x0000000fU)
  499. #define CSL_CSCTI_ITCHOUT_RESETVAL (0x00000000U)
  500. /* ITTRIGOUT */
  501. #define CSL_CSCTI_ITTRIGOUT_CTTRIGOUT_MASK (0x000000FFU)
  502. #define CSL_CSCTI_ITTRIGOUT_CTTRIGOUT_SHIFT (0U)
  503. #define CSL_CSCTI_ITTRIGOUT_CTTRIGOUT_RESETVAL (0x00000000U)
  504. #define CSL_CSCTI_ITTRIGOUT_CTTRIGOUT_MAX (0x000000ffU)
  505. #define CSL_CSCTI_ITTRIGOUT_RESETVAL (0x00000000U)
  506. /* ITCHOUTACK */
  507. #define CSL_CSCTI_ITCHOUTACK_CTCHOUTACK_MASK (0x0000000FU)
  508. #define CSL_CSCTI_ITCHOUTACK_CTCHOUTACK_SHIFT (0U)
  509. #define CSL_CSCTI_ITCHOUTACK_CTCHOUTACK_RESETVAL (0x00000000U)
  510. #define CSL_CSCTI_ITCHOUTACK_CTCHOUTACK_MAX (0x0000000fU)
  511. #define CSL_CSCTI_ITCHOUTACK_RESETVAL (0x00000000U)
  512. /* ITTRIGOUTACK */
  513. #define CSL_CSCTI_ITTRIGOUTACK_CTTRIGOUTACK_MASK (0x000000FFU)
  514. #define CSL_CSCTI_ITTRIGOUTACK_CTTRIGOUTACK_SHIFT (0U)
  515. #define CSL_CSCTI_ITTRIGOUTACK_CTTRIGOUTACK_RESETVAL (0x00000000U)
  516. #define CSL_CSCTI_ITTRIGOUTACK_CTTRIGOUTACK_MAX (0x000000ffU)
  517. #define CSL_CSCTI_ITTRIGOUTACK_RESETVAL (0x00000000U)
  518. /* ITCHIN */
  519. #define CSL_CSCTI_ITCHIN_CTCHIN_MASK (0x0000000FU)
  520. #define CSL_CSCTI_ITCHIN_CTCHIN_SHIFT (0U)
  521. #define CSL_CSCTI_ITCHIN_CTCHIN_RESETVAL (0x00000000U)
  522. #define CSL_CSCTI_ITCHIN_CTCHIN_MAX (0x0000000fU)
  523. #define CSL_CSCTI_ITCHIN_RESETVAL (0x00000000U)
  524. /* ITTRIGIN */
  525. #define CSL_CSCTI_ITTRIGIN_CTITRIGIN_MASK (0x0000000FU)
  526. #define CSL_CSCTI_ITTRIGIN_CTITRIGIN_SHIFT (0U)
  527. #define CSL_CSCTI_ITTRIGIN_CTITRIGIN_RESETVAL (0x00000000U)
  528. #define CSL_CSCTI_ITTRIGIN_CTITRIGIN_MAX (0x0000000fU)
  529. #define CSL_CSCTI_ITTRIGIN_RESETVAL (0x00000000U)
  530. /* ITCTRL */
  531. #define CSL_CSCTI_ITCTRL_ITCTRL_MASK (0x00000001U)
  532. #define CSL_CSCTI_ITCTRL_ITCTRL_SHIFT (0U)
  533. #define CSL_CSCTI_ITCTRL_ITCTRL_RESETVAL (0x00000000U)
  534. #define CSL_CSCTI_ITCTRL_ITCTRL_MAX (0x00000001U)
  535. #define CSL_CSCTI_ITCTRL_RESETVAL (0x00000000U)
  536. /* CLAIMSET */
  537. #define CSL_CSCTI_CLAIMSET_CLAIMTAGSET_MASK (0x0000000FU)
  538. #define CSL_CSCTI_CLAIMSET_CLAIMTAGSET_SHIFT (0U)
  539. #define CSL_CSCTI_CLAIMSET_CLAIMTAGSET_RESETVAL (0x0000000fU)
  540. #define CSL_CSCTI_CLAIMSET_CLAIMTAGSET_MAX (0x0000000fU)
  541. #define CSL_CSCTI_CLAIMSET_RESETVAL (0x0000000fU)
  542. /* CLAIMCLR */
  543. #define CSL_CSCTI_CLAIMCLR_CLAIMTAGCLEAR_MASK (0x0000000FU)
  544. #define CSL_CSCTI_CLAIMCLR_CLAIMTAGCLEAR_SHIFT (0U)
  545. #define CSL_CSCTI_CLAIMCLR_CLAIMTAGCLEAR_RESETVAL (0x00000000U)
  546. #define CSL_CSCTI_CLAIMCLR_CLAIMTAGCLEAR_MAX (0x0000000fU)
  547. #define CSL_CSCTI_CLAIMCLR_RESETVAL (0x00000000U)
  548. /* LOCKACCESS */
  549. #define CSL_CSCTI_LOCKACCESS_WRITEACCESSCODE_MASK (0xFFFFFFFFU)
  550. #define CSL_CSCTI_LOCKACCESS_WRITEACCESSCODE_SHIFT (0U)
  551. #define CSL_CSCTI_LOCKACCESS_WRITEACCESSCODE_RESETVAL (0x00000000U)
  552. #define CSL_CSCTI_LOCKACCESS_WRITEACCESSCODE_MAX (0xffffffffU)
  553. #define CSL_CSCTI_LOCKACCESS_RESETVAL (0x00000000U)
  554. /* LOCKSTATUS */
  555. #define CSL_CSCTI_LOCKSTATUS_IMP_MASK (0x00000001U)
  556. #define CSL_CSCTI_LOCKSTATUS_IMP_SHIFT (0U)
  557. #define CSL_CSCTI_LOCKSTATUS_IMP_RESETVAL (0x00000000U)
  558. #define CSL_CSCTI_LOCKSTATUS_IMP_MAX (0x00000001U)
  559. #define CSL_CSCTI_LOCKSTATUS_STATUS_MASK (0x00000002U)
  560. #define CSL_CSCTI_LOCKSTATUS_STATUS_SHIFT (1U)
  561. #define CSL_CSCTI_LOCKSTATUS_STATUS_RESETVAL (0x00000000U)
  562. #define CSL_CSCTI_LOCKSTATUS_STATUS_MAX (0x00000001U)
  563. #define CSL_CSCTI_LOCKSTATUS_EIGHT_BIT_MASK (0x00000004U)
  564. #define CSL_CSCTI_LOCKSTATUS_EIGHT_BIT_SHIFT (2U)
  565. #define CSL_CSCTI_LOCKSTATUS_EIGHT_BIT_RESETVAL (0x00000000U)
  566. #define CSL_CSCTI_LOCKSTATUS_EIGHT_BIT_MAX (0x00000001U)
  567. #define CSL_CSCTI_LOCKSTATUS_RESETVAL (0x00000000U)
  568. /* AUTHSTATUS */
  569. #define CSL_CSCTI_AUTHSTATUS_NONSECURE_INVASIVE_DEBUG_MASK (0x00000003U)
  570. #define CSL_CSCTI_AUTHSTATUS_NONSECURE_INVASIVE_DEBUG_SHIFT (0U)
  571. #define CSL_CSCTI_AUTHSTATUS_NONSECURE_INVASIVE_DEBUG_RESETVAL (0x00000001U)
  572. #define CSL_CSCTI_AUTHSTATUS_NONSECURE_INVASIVE_DEBUG_MAX (0x00000003U)
  573. #define CSL_CSCTI_AUTHSTATUS_NONSECURE_NONINVASIVE_DEBUG_MASK (0x0000000CU)
  574. #define CSL_CSCTI_AUTHSTATUS_NONSECURE_NONINVASIVE_DEBUG_SHIFT (2U)
  575. #define CSL_CSCTI_AUTHSTATUS_NONSECURE_NONINVASIVE_DEBUG_RESETVAL (0x00000001U)
  576. #define CSL_CSCTI_AUTHSTATUS_NONSECURE_NONINVASIVE_DEBUG_MAX (0x00000003U)
  577. #define CSL_CSCTI_AUTHSTATUS_SECURE_INVASIVE_DEBUG_MASK (0x00000030U)
  578. #define CSL_CSCTI_AUTHSTATUS_SECURE_INVASIVE_DEBUG_SHIFT (4U)
  579. #define CSL_CSCTI_AUTHSTATUS_SECURE_INVASIVE_DEBUG_RESETVAL (0x00000000U)
  580. #define CSL_CSCTI_AUTHSTATUS_SECURE_INVASIVE_DEBUG_MAX (0x00000003U)
  581. #define CSL_CSCTI_AUTHSTATUS_SECURE_NONINVASIVE_DEBUG_MASK (0x000000C0U)
  582. #define CSL_CSCTI_AUTHSTATUS_SECURE_NONINVASIVE_DEBUG_SHIFT (6U)
  583. #define CSL_CSCTI_AUTHSTATUS_SECURE_NONINVASIVE_DEBUG_RESETVAL (0x00000000U)
  584. #define CSL_CSCTI_AUTHSTATUS_SECURE_NONINVASIVE_DEBUG_MAX (0x00000003U)
  585. #define CSL_CSCTI_AUTHSTATUS_RESETVAL (0x00000005U)
  586. /* DEVID */
  587. #define CSL_CSCTI_DEVID_DEVICEID_MASK (0xFFFFFFFFU)
  588. #define CSL_CSCTI_DEVID_DEVICEID_SHIFT (0U)
  589. #define CSL_CSCTI_DEVID_DEVICEID_RESETVAL (0x00040800U)
  590. #define CSL_CSCTI_DEVID_DEVICEID_MAX (0xffffffffU)
  591. #define CSL_CSCTI_DEVID_RESETVAL (0x00040800U)
  592. /* DEVTYPE */
  593. #define CSL_CSCTI_DEVTYPE_MAIN_TYPE_CLASS_MASK (0x0000000FU)
  594. #define CSL_CSCTI_DEVTYPE_MAIN_TYPE_CLASS_SHIFT (0U)
  595. #define CSL_CSCTI_DEVTYPE_MAIN_TYPE_CLASS_RESETVAL (0x00000004U)
  596. #define CSL_CSCTI_DEVTYPE_MAIN_TYPE_CLASS_MAX (0x0000000fU)
  597. #define CSL_CSCTI_DEVTYPE_SUB_TYPE_MASK (0x000000F0U)
  598. #define CSL_CSCTI_DEVTYPE_SUB_TYPE_SHIFT (4U)
  599. #define CSL_CSCTI_DEVTYPE_SUB_TYPE_RESETVAL (0x00000001U)
  600. #define CSL_CSCTI_DEVTYPE_SUB_TYPE_MAX (0x0000000fU)
  601. #define CSL_CSCTI_DEVTYPE_RESETVAL (0x00000014U)
  602. /* PERIPHID4 */
  603. #define CSL_CSCTI_PERIPHID4_JEP106_CONTINUATION_CODE_MASK (0x0000000FU)
  604. #define CSL_CSCTI_PERIPHID4_JEP106_CONTINUATION_CODE_SHIFT (0U)
  605. #define CSL_CSCTI_PERIPHID4_JEP106_CONTINUATION_CODE_RESETVAL (0x00000004U)
  606. #define CSL_CSCTI_PERIPHID4_JEP106_CONTINUATION_CODE_MAX (0x0000000fU)
  607. #define CSL_CSCTI_PERIPHID4_FOURKB_COUNT_MASK (0x000000F0U)
  608. #define CSL_CSCTI_PERIPHID4_FOURKB_COUNT_SHIFT (4U)
  609. #define CSL_CSCTI_PERIPHID4_FOURKB_COUNT_RESETVAL (0x00000000U)
  610. #define CSL_CSCTI_PERIPHID4_FOURKB_COUNT_MAX (0x0000000fU)
  611. #define CSL_CSCTI_PERIPHID4_RESETVAL (0x00000004U)
  612. /* PERIPHID5 */
  613. #define CSL_CSCTI_PERIPHID5_RESETVAL (0x00000000U)
  614. /* PERIPHID6 */
  615. #define CSL_CSCTI_PERIPHID6_RESETVAL (0x00000000U)
  616. /* PERIPHID7 */
  617. #define CSL_CSCTI_PERIPHID7_RESETVAL (0x00000000U)
  618. /* PERIPHID0 */
  619. #define CSL_CSCTI_PERIPHID0_PART_NUMBER_0_MASK (0x000000FFU)
  620. #define CSL_CSCTI_PERIPHID0_PART_NUMBER_0_SHIFT (0U)
  621. #define CSL_CSCTI_PERIPHID0_PART_NUMBER_0_RESETVAL (0x00000006U)
  622. #define CSL_CSCTI_PERIPHID0_PART_NUMBER_0_MAX (0x000000ffU)
  623. #define CSL_CSCTI_PERIPHID0_RESETVAL (0x00000006U)
  624. /* PERIPHID1 */
  625. #define CSL_CSCTI_PERIPHID1_PART_NUMBER_1_MASK (0x0000000FU)
  626. #define CSL_CSCTI_PERIPHID1_PART_NUMBER_1_SHIFT (0U)
  627. #define CSL_CSCTI_PERIPHID1_PART_NUMBER_1_RESETVAL (0x00000009U)
  628. #define CSL_CSCTI_PERIPHID1_PART_NUMBER_1_MAX (0x0000000fU)
  629. #define CSL_CSCTI_PERIPHID1_JEP106_IDENTITY_CODE_MASK (0x000000F0U)
  630. #define CSL_CSCTI_PERIPHID1_JEP106_IDENTITY_CODE_SHIFT (4U)
  631. #define CSL_CSCTI_PERIPHID1_JEP106_IDENTITY_CODE_RESETVAL (0x0000000bU)
  632. #define CSL_CSCTI_PERIPHID1_JEP106_IDENTITY_CODE_MAX (0x0000000fU)
  633. #define CSL_CSCTI_PERIPHID1_RESETVAL (0x000000b9U)
  634. /* PERIPHID2 */
  635. #define CSL_CSCTI_PERIPHID2_JEP106_IDENTITY_MASK (0x00000007U)
  636. #define CSL_CSCTI_PERIPHID2_JEP106_IDENTITY_SHIFT (0U)
  637. #define CSL_CSCTI_PERIPHID2_JEP106_IDENTITY_RESETVAL (0x00000003U)
  638. #define CSL_CSCTI_PERIPHID2_JEP106_IDENTITY_MAX (0x00000007U)
  639. #define CSL_CSCTI_PERIPHID2_JEP106_ENABLE_MASK (0x00000008U)
  640. #define CSL_CSCTI_PERIPHID2_JEP106_ENABLE_SHIFT (3U)
  641. #define CSL_CSCTI_PERIPHID2_JEP106_ENABLE_RESETVAL (0x00000001U)
  642. #define CSL_CSCTI_PERIPHID2_JEP106_ENABLE_MAX (0x00000001U)
  643. #define CSL_CSCTI_PERIPHID2_REVISION_MASK (0x000000F0U)
  644. #define CSL_CSCTI_PERIPHID2_REVISION_SHIFT (4U)
  645. #define CSL_CSCTI_PERIPHID2_REVISION_RESETVAL (0x00000003U)
  646. #define CSL_CSCTI_PERIPHID2_REVISION_MAX (0x0000000fU)
  647. #define CSL_CSCTI_PERIPHID2_RESETVAL (0x0000003bU)
  648. /* PERIPHID3 */
  649. #define CSL_CSCTI_PERIPHID3_CUSTOMER_MODIFIED_MASK (0x0000000FU)
  650. #define CSL_CSCTI_PERIPHID3_CUSTOMER_MODIFIED_SHIFT (0U)
  651. #define CSL_CSCTI_PERIPHID3_CUSTOMER_MODIFIED_RESETVAL (0x00000000U)
  652. #define CSL_CSCTI_PERIPHID3_CUSTOMER_MODIFIED_MAX (0x0000000fU)
  653. #define CSL_CSCTI_PERIPHID3_REVAND_MASK (0x000000F0U)
  654. #define CSL_CSCTI_PERIPHID3_REVAND_SHIFT (4U)
  655. #define CSL_CSCTI_PERIPHID3_REVAND_RESETVAL (0x00000000U)
  656. #define CSL_CSCTI_PERIPHID3_REVAND_MAX (0x0000000fU)
  657. #define CSL_CSCTI_PERIPHID3_RESETVAL (0x00000000U)
  658. /* COMPONID0 */
  659. #define CSL_CSCTI_COMPONID0_PREAMBLE_MASK (0x000000FFU)
  660. #define CSL_CSCTI_COMPONID0_PREAMBLE_SHIFT (0U)
  661. #define CSL_CSCTI_COMPONID0_PREAMBLE_RESETVAL (0x0000000dU)
  662. #define CSL_CSCTI_COMPONID0_PREAMBLE_MAX (0x000000ffU)
  663. #define CSL_CSCTI_COMPONID0_RESETVAL (0x0000000dU)
  664. /* COMPONID1 */
  665. #define CSL_CSCTI_COMPONID1_PREAMBLE_MASK (0x0000000FU)
  666. #define CSL_CSCTI_COMPONID1_PREAMBLE_SHIFT (0U)
  667. #define CSL_CSCTI_COMPONID1_PREAMBLE_RESETVAL (0x00000000U)
  668. #define CSL_CSCTI_COMPONID1_PREAMBLE_MAX (0x0000000fU)
  669. #define CSL_CSCTI_COMPONID1_COMPONENT_CLASS_MASK (0x000000F0U)
  670. #define CSL_CSCTI_COMPONID1_COMPONENT_CLASS_SHIFT (4U)
  671. #define CSL_CSCTI_COMPONID1_COMPONENT_CLASS_RESETVAL (0x00000009U)
  672. #define CSL_CSCTI_COMPONID1_COMPONENT_CLASS_MAX (0x0000000fU)
  673. #define CSL_CSCTI_COMPONID1_RESETVAL (0x00000090U)
  674. /* COMPONID2 */
  675. #define CSL_CSCTI_COMPONID2_PREAMBLE_MASK (0x000000FFU)
  676. #define CSL_CSCTI_COMPONID2_PREAMBLE_SHIFT (0U)
  677. #define CSL_CSCTI_COMPONID2_PREAMBLE_RESETVAL (0x00000005U)
  678. #define CSL_CSCTI_COMPONID2_PREAMBLE_MAX (0x000000ffU)
  679. #define CSL_CSCTI_COMPONID2_RESETVAL (0x00000005U)
  680. /* COMPONID3 */
  681. #define CSL_CSCTI_COMPONID3_PREAMBLE_MASK (0x000000FFU)
  682. #define CSL_CSCTI_COMPONID3_PREAMBLE_SHIFT (0U)
  683. #define CSL_CSCTI_COMPONID3_PREAMBLE_RESETVAL (0x000000b1U)
  684. #define CSL_CSCTI_COMPONID3_PREAMBLE_MAX (0x000000ffU)
  685. #define CSL_CSCTI_COMPONID3_RESETVAL (0x000000b1U)
  686. #ifdef __cplusplus
  687. }
  688. #endif
  689. #endif