cslr_axi2ocp_rpt.h 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149
  1. /********************************************************************
  2. * Copyright (C) 2013-2014 Texas Instruments Incorporated.
  3. *
  4. * Redistribution and use in source and binary forms, with or without
  5. * modification, are permitted provided that the following conditions
  6. * are met:
  7. *
  8. * Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. *
  11. * Redistributions in binary form must reproduce the above copyright
  12. * notice, this list of conditions and the following disclaimer in the
  13. * documentation and/or other materials provided with the
  14. * distribution.
  15. *
  16. * Neither the name of Texas Instruments Incorporated nor the names of
  17. * its contributors may be used to endorse or promote products derived
  18. * from this software without specific prior written permission.
  19. *
  20. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  21. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  22. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  23. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  24. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  25. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  26. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  27. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  28. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  29. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  30. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31. *
  32. */
  33. #ifndef CSLR_AXI2OCPRPT_H_
  34. #define CSLR_AXI2OCPRPT_H_
  35. #ifdef __cplusplus
  36. extern "C"
  37. {
  38. #endif
  39. #include <ti/csl/cslr.h>
  40. #include <ti/csl/tistdtypes.h>
  41. /**************************************************************************
  42. * Register Overlay Structure for __ALL__
  43. **************************************************************************/
  44. typedef struct {
  45. volatile Uint32 RPT_ENABLE;
  46. volatile Uint32 RPT_STATUS;
  47. volatile Uint32 RPT_OPCODE16;
  48. volatile Uint32 RPT_OPCODE32;
  49. volatile Uint32 RPT_OPCODE_CTRL;
  50. volatile Uint32 RPT_ADDRESS[16];
  51. } CSL_Axi2ocpRptRegs;
  52. /**************************************************************************
  53. * Register Macros
  54. **************************************************************************/
  55. /* Enable for Rom Patch Only secure-previleged access are allowed This
  56. * register can be written only one after reset (Write-Once) */
  57. #define CSL_AXI2OCPRPT_RPT_ENABLE (0x0U)
  58. /* Rom patch Address hit Status register Only secure-previleged read are
  59. * allowed */
  60. #define CSL_AXI2OCPRPT_RPT_STATUS (0x4U)
  61. /* OPCODE16 register to hold Thumb mode Instruction Only secure-previleged
  62. * access are allowed This register can be written only one after reset
  63. * (Write-Once) */
  64. #define CSL_AXI2OCPRPT_RPT_OPCODE16 (0x8U)
  65. /* OPCODE32 register to hold ARM mode Instruction Only secure-previleged
  66. * access are allowed This register can be written only one after reset
  67. * (Write-Once) */
  68. #define CSL_AXI2OCPRPT_RPT_OPCODE32 (0xCU)
  69. /* OPCODE CTRL Register Only secure-previleged access are allowed This
  70. * register can be written only one after reset (Write-Once) */
  71. #define CSL_AXI2OCPRPT_RPT_OPCODE_CTRL (0x10U)
  72. /* Rom patch Address Register Only secure-previleged access are allowed This
  73. * register can be written only one after reset (Write-Once) */
  74. #define CSL_AXI2OCPRPT_RPT_ADDRESS(i) (0x14U + ((i) * (0x4U)))
  75. /**************************************************************************
  76. * Field Definition Macros
  77. **************************************************************************/
  78. /* RPT_ENABLE */
  79. #define CSL_AXI2OCPRPT_RPT_ENABLE_RPT_ENABLE_MASK (0x0000FFFFU)
  80. #define CSL_AXI2OCPRPT_RPT_ENABLE_RPT_ENABLE_SHIFT (0U)
  81. #define CSL_AXI2OCPRPT_RPT_ENABLE_RPT_ENABLE_RESETVAL (0x00000000U)
  82. #define CSL_AXI2OCPRPT_RPT_ENABLE_RPT_ENABLE_MAX (0x0000ffffU)
  83. #define CSL_AXI2OCPRPT_RPT_ENABLE_RESETVAL (0x00000000U)
  84. /* RPT_STATUS */
  85. #define CSL_AXI2OCPRPT_RPT_STATUS_RPT_STATUS_MASK (0x0000FFFFU)
  86. #define CSL_AXI2OCPRPT_RPT_STATUS_RPT_STATUS_SHIFT (0U)
  87. #define CSL_AXI2OCPRPT_RPT_STATUS_RPT_STATUS_RESETVAL (0x00000000U)
  88. #define CSL_AXI2OCPRPT_RPT_STATUS_RPT_STATUS_MAX (0x0000ffffU)
  89. #define CSL_AXI2OCPRPT_RPT_STATUS_RESETVAL (0x00000000U)
  90. /* RPT_OPCODE16 */
  91. #define CSL_AXI2OCPRPT_RPT_OPCODE16_RPT_OPCODE_16_MASK (0xFFFFFFFFU)
  92. #define CSL_AXI2OCPRPT_RPT_OPCODE16_RPT_OPCODE_16_SHIFT (0U)
  93. #define CSL_AXI2OCPRPT_RPT_OPCODE16_RPT_OPCODE_16_RESETVAL (0x00000000U)
  94. #define CSL_AXI2OCPRPT_RPT_OPCODE16_RPT_OPCODE_16_MAX (0xffffffffU)
  95. #define CSL_AXI2OCPRPT_RPT_OPCODE16_RESETVAL (0x00000000U)
  96. /* RPT_OPCODE32 */
  97. #define CSL_AXI2OCPRPT_RPT_OPCODE32_RPT_OPCODE32_MASK (0xFFFFFFFFU)
  98. #define CSL_AXI2OCPRPT_RPT_OPCODE32_RPT_OPCODE32_SHIFT (0U)
  99. #define CSL_AXI2OCPRPT_RPT_OPCODE32_RPT_OPCODE32_RESETVAL (0x00000000U)
  100. #define CSL_AXI2OCPRPT_RPT_OPCODE32_RPT_OPCODE32_MAX (0xffffffffU)
  101. #define CSL_AXI2OCPRPT_RPT_OPCODE32_RESETVAL (0x00000000U)
  102. /* RPT_OPCODE_CTRL */
  103. #define CSL_AXI2OCPRPT_RPT_OPCODE_CTRL_RPT_OPCODE_CTRL_MASK (0x0000FFFFU)
  104. #define CSL_AXI2OCPRPT_RPT_OPCODE_CTRL_RPT_OPCODE_CTRL_SHIFT (0U)
  105. #define CSL_AXI2OCPRPT_RPT_OPCODE_CTRL_RPT_OPCODE_CTRL_RESETVAL (0x00000000U)
  106. #define CSL_AXI2OCPRPT_RPT_OPCODE_CTRL_RPT_OPCODE_CTRL_MAX (0x0000ffffU)
  107. #define CSL_AXI2OCPRPT_RPT_OPCODE_CTRL_RESETVAL (0x00000000U)
  108. /* RPT_ADDRESS */
  109. #define CSL_AXI2OCPRPT_RPT_ADDRESS_ADDRESS_MASK (0xFFFFFFFFU)
  110. #define CSL_AXI2OCPRPT_RPT_ADDRESS_ADDRESS_SHIFT (0U)
  111. #define CSL_AXI2OCPRPT_RPT_ADDRESS_ADDRESS_RESETVAL (0x00000000U)
  112. #define CSL_AXI2OCPRPT_RPT_ADDRESS_ADDRESS_MAX (0xffffffffU)
  113. #define CSL_AXI2OCPRPT_RPT_ADDRESS_RESETVAL (0x00000000U)
  114. #ifdef __cplusplus
  115. }
  116. #endif
  117. #endif