fsl_mdio.h 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. /*
  2. * Copyright 2009-2012, 2013 Freescale Semiconductor, Inc.
  3. * Jun-jie Zhang <b18070@freescale.com>
  4. * Mingkai Hu <Mingkai.hu@freescale.com>
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. #ifndef __FSL_PHY_H__
  9. #define __FSL_PHY_H__
  10. #include <net.h>
  11. #include <miiphy.h>
  12. struct tsec_mii_mng {
  13. u32 miimcfg; /* MII management configuration reg */
  14. u32 miimcom; /* MII management command reg */
  15. u32 miimadd; /* MII management address reg */
  16. u32 miimcon; /* MII management control reg */
  17. u32 miimstat; /* MII management status reg */
  18. u32 miimind; /* MII management indication reg */
  19. u32 ifstat; /* Interface Status Register */
  20. };
  21. int fdt_fixup_phy_connection(void *blob, int offset, phy_interface_t phyc);
  22. /* PHY register offsets */
  23. #define PHY_EXT_PAGE_ACCESS 0x1f
  24. /* MII Management Configuration Register */
  25. #define MIIMCFG_RESET_MGMT 0x80000000
  26. #define MIIMCFG_MGMT_CLOCK_SELECT 0x00000007
  27. #define MIIMCFG_INIT_VALUE 0x00000003
  28. /* MII Management Command Register */
  29. #define MIIMCOM_READ_CYCLE 0x00000001
  30. #define MIIMCOM_SCAN_CYCLE 0x00000002
  31. /* MII Management Address Register */
  32. #define MIIMADD_PHY_ADDR_SHIFT 8
  33. /* MII Management Indicator Register */
  34. #define MIIMIND_BUSY 0x00000001
  35. #define MIIMIND_NOTVALID 0x00000004
  36. void tsec_local_mdio_write(struct tsec_mii_mng __iomem *phyregs, int port_addr,
  37. int dev_addr, int reg, int value);
  38. int tsec_local_mdio_read(struct tsec_mii_mng __iomem *phyregs, int port_addr,
  39. int dev_addr, int regnum);
  40. int tsec_phy_read(struct mii_dev *bus, int addr, int dev_addr, int regnum);
  41. int tsec_phy_write(struct mii_dev *bus, int addr, int dev_addr, int regnum,
  42. u16 value);
  43. int memac_mdio_write(struct mii_dev *bus, int port_addr, int dev_addr,
  44. int regnum, u16 value);
  45. int memac_mdio_read(struct mii_dev *bus, int port_addr, int dev_addr,
  46. int regnum);
  47. struct fsl_pq_mdio_info {
  48. struct tsec_mii_mng __iomem *regs;
  49. char *name;
  50. };
  51. int fsl_pq_mdio_init(bd_t *bis, struct fsl_pq_mdio_info *info);
  52. #endif /* __FSL_PHY_H__ */