123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114 |
- /*
- * (C) Copyright 2015 Google, Inc
- *
- * SPDX-License-Identifier: GPL-2.0+
- */
- #ifndef __CONFIG_RK3288_COMMON_H
- #define __CONFIG_RK3288_COMMON_H
- #include <asm/arch/hardware.h>
- #include "rockchip-common.h"
- #define CONFIG_SKIP_LOWLEVEL_INIT_ONLY
- #define CONFIG_SYS_NO_FLASH
- #define CONFIG_NR_DRAM_BANKS 1
- #define CONFIG_ENV_SIZE 0x2000
- #define CONFIG_SYS_MAXARGS 16
- #define CONFIG_BAUDRATE 115200
- #define CONFIG_SYS_MALLOC_LEN (32 << 20)
- #define CONFIG_SYS_CBSIZE 1024
- #define CONFIG_SYS_THUMB_BUILD
- #define CONFIG_SYS_TIMER_RATE (24 * 1000 * 1000)
- #define CONFIG_SYS_TIMER_BASE 0xff810020 /* TIMER7 */
- #define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMER_BASE + 8)
- #define CONFIG_SPL_FRAMEWORK
- #define CONFIG_SYS_NS16550_MEM32
- #define CONFIG_SPL_BOARD_INIT
- #ifdef CONFIG_ROCKCHIP_SPL_BACK_TO_BROM
- /* Bootrom will load u-boot binary to 0x0 once return from SPL */
- #define CONFIG_SYS_TEXT_BASE 0x00000000
- #else
- #define CONFIG_SYS_TEXT_BASE 0x00100000
- #endif
- #define CONFIG_SYS_INIT_SP_ADDR 0x00100000
- #define CONFIG_SYS_LOAD_ADDR 0x00800800
- #define CONFIG_SPL_STACK 0xff718000
- #define CONFIG_SPL_TEXT_BASE 0xff704004
- /* MMC/SD IP block */
- #define CONFIG_GENERIC_MMC
- #define CONFIG_DWMMC
- #define CONFIG_BOUNCE_BUFFER
- #define CONFIG_FAT_WRITE
- #define CONFIG_PARTITION_UUIDS
- #define CONFIG_CMD_PART
- /* RAW SD card / eMMC locations. */
- #define CONFIG_SYS_SPI_U_BOOT_OFFS (128 << 10)
- /* FAT sd card locations. */
- #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
- #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
- #define CONFIG_SYS_SDRAM_BASE 0
- #define CONFIG_NR_DRAM_BANKS 1
- #define SDRAM_BANK_SIZE (2UL << 30)
- #define CONFIG_SPI_FLASH
- #define CONFIG_SPI
- #define CONFIG_SF_DEFAULT_SPEED 20000000
- #ifndef CONFIG_SPL_BUILD
- /* usb otg */
- #define CONFIG_USB_GADGET
- #define CONFIG_USB_GADGET_DUALSPEED
- #define CONFIG_USB_GADGET_DWC2_OTG
- #define CONFIG_ROCKCHIP_USB2_PHY
- #define CONFIG_USB_GADGET_VBUS_DRAW 0
- /* fastboot */
- #define CONFIG_CMD_FASTBOOT
- #define CONFIG_USB_FUNCTION_FASTBOOT
- #define CONFIG_FASTBOOT_FLASH
- #define CONFIG_FASTBOOT_FLASH_MMC_DEV 1 /* eMMC */
- #define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
- #define CONFIG_FASTBOOT_BUF_SIZE 0x08000000
- /* usb mass storage */
- #define CONFIG_USB_FUNCTION_MASS_STORAGE
- #define CONFIG_CMD_USB_MASS_STORAGE
- #define CONFIG_USB_GADGET_DOWNLOAD
- #define CONFIG_G_DNL_MANUFACTURER "Rockchip"
- #define CONFIG_G_DNL_VENDOR_NUM 0x2207
- #define CONFIG_G_DNL_PRODUCT_NUM 0x320a
- #define ENV_MEM_LAYOUT_SETTINGS \
- "scriptaddr=0x00000000\0" \
- "pxefile_addr_r=0x00100000\0" \
- "fdt_addr_r=0x01f00000\0" \
- "kernel_addr_r=0x02000000\0" \
- "ramdisk_addr_r=0x04000000\0"
- #include <config_distro_bootcmd.h>
- /* Linux fails to load the fdt if it's loaded above 256M on a Rock 2 board, so
- * limit the fdt reallocation to that */
- #define CONFIG_EXTRA_ENV_SETTINGS \
- "fdt_high=0x0fffffff\0" \
- "initrd_high=0x0fffffff\0" \
- "partitions=" PARTS_DEFAULT \
- ENV_MEM_LAYOUT_SETTINGS \
- ROCKCHIP_DEVICE_SETTINGS \
- BOOTENV
- #endif
- #define CONFIG_BOARD_LATE_INIT
- #define CONFIG_PREBOOT
- #endif
|