qemu-ppce500.h 4.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176
  1. /*
  2. * Copyright 2011-2014 Freescale Semiconductor, Inc.
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. /*
  7. * Corenet DS style board configuration file
  8. */
  9. #ifndef __QEMU_PPCE500_H
  10. #define __QEMU_PPCE500_H
  11. #define CONFIG_CMD_REGINFO
  12. #undef CONFIG_SYS_TEXT_BASE
  13. #define CONFIG_SYS_TEXT_BASE 0xf01000 /* 15 MB */
  14. #define CONFIG_SYS_MPC85XX_NO_RESETVEC
  15. #define CONFIG_SYS_RAMBOOT
  16. #define CONFIG_PCI1 1 /* PCI controller 1 */
  17. #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */
  18. #define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */
  19. #define CONFIG_ENV_OVERWRITE
  20. #define CONFIG_ENABLE_36BIT_PHYS
  21. #define CONFIG_ADDR_MAP
  22. #define CONFIG_SYS_NUM_ADDR_MAP 16 /* number of TLB1 entries */
  23. #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */
  24. #define CONFIG_SYS_MEMTEST_END 0x00400000
  25. #define CONFIG_SYS_ALT_MEMTEST
  26. #define CONFIG_PANIC_HANG /* do not reset board on panic */
  27. /* Needed to fill the ccsrbar pointer */
  28. #define CONFIG_BOARD_EARLY_INIT_F
  29. /* Virtual address to CCSRBAR */
  30. #define CONFIG_SYS_CCSRBAR 0xe0000000
  31. /* Physical address should be a function call */
  32. #ifndef __ASSEMBLY__
  33. extern unsigned long long get_phys_ccsrbar_addr_early(void);
  34. #define CONFIG_SYS_CCSRBAR_PHYS_HIGH (get_phys_ccsrbar_addr_early() >> 32)
  35. #define CONFIG_SYS_CCSRBAR_PHYS_LOW get_phys_ccsrbar_addr_early()
  36. #else
  37. #define CONFIG_SYS_CCSRBAR_PHYS_HIGH 0x0
  38. #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
  39. #endif
  40. /* Virtual address range for PCI region maps */
  41. #define CONFIG_SYS_PCI_MAP_START 0x80000000
  42. #define CONFIG_SYS_PCI_MAP_END 0xe8000000
  43. /* Virtual address to a temporary map if we need it (max 128MB) */
  44. #define CONFIG_SYS_TMPVIRT 0xe8000000
  45. /*
  46. * DDR Setup
  47. */
  48. #define CONFIG_VERY_BIG_RAM
  49. #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
  50. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  51. #define CONFIG_CHIP_SELECTS_PER_CTRL 0
  52. #define CONFIG_SYS_CLK_FREQ 33000000
  53. #define CONFIG_SYS_NO_FLASH
  54. #define CONFIG_SYS_BOOT_BLOCK 0x00000000 /* boot TLB */
  55. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
  56. #define CONFIG_ENV_IS_NOWHERE
  57. #define CONFIG_HWCONFIG
  58. #define CONFIG_SYS_INIT_RAM_ADDR 0x00100000
  59. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0x0
  60. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW 0x00100000
  61. /* The assembler doesn't like typecast */
  62. #define CONFIG_SYS_INIT_RAM_ADDR_PHYS \
  63. ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \
  64. CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
  65. #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
  66. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
  67. GENERATED_GBL_DATA_SIZE)
  68. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  69. #define CONFIG_SYS_MONITOR_LEN (512 * 1024)
  70. #define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
  71. #define CONFIG_CONS_INDEX 1
  72. #define CONFIG_SYS_NS16550_SERIAL
  73. #define CONFIG_SYS_NS16550_REG_SIZE 1
  74. #define CONFIG_SYS_NS16550_CLK (get_bus_freq(0))
  75. #define CONFIG_SYS_BAUDRATE_TABLE \
  76. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
  77. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
  78. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
  79. /*
  80. * General PCI
  81. * Memory space is mapped 1-1, but I/O space must start from 0.
  82. */
  83. #ifdef CONFIG_PCI
  84. #define CONFIG_PCI_INDIRECT_BRIDGE
  85. #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
  86. #define CONFIG_DOS_PARTITION
  87. #endif /* CONFIG_PCI */
  88. #define CONFIG_LBA48
  89. #define CONFIG_DOS_PARTITION
  90. /*
  91. * Environment
  92. */
  93. #define CONFIG_ENV_SIZE 0x2000
  94. #define CONFIG_LOADS_ECHO /* echo on for serial download */
  95. #define CONFIG_LAST_STAGE_INIT
  96. /*
  97. * Command line configuration.
  98. */
  99. #define CONFIG_CMD_IRQ
  100. #ifdef CONFIG_PCI
  101. #define CONFIG_CMD_PCI
  102. #endif
  103. /*
  104. * Miscellaneous configurable options
  105. */
  106. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  107. #define CONFIG_CMDLINE_EDITING /* Command-line editing */
  108. #define CONFIG_AUTO_COMPLETE /* add autocompletion support */
  109. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  110. #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  111. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
  112. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  113. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE/* Boot Argument Buffer Size */
  114. /*
  115. * For booting Linux, the board info and command line data
  116. * have to be in the first 64 MB of memory, since this is
  117. * the maximum mapped by the Linux kernel during initialization.
  118. */
  119. #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial map for Linux*/
  120. #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
  121. /*
  122. * Environment Configuration
  123. */
  124. #define CONFIG_ROOTPATH "/opt/nfsroot"
  125. #define CONFIG_BOOTFILE "uImage"
  126. #define CONFIG_UBOOTPATH "u-boot.bin" /* U-Boot image on TFTP server*/
  127. /* default location for tftp and bootm */
  128. #define CONFIG_LOADADDR 1000000
  129. #define CONFIG_BAUDRATE 115200
  130. #define CONFIG_BOOTCOMMAND \
  131. "test -n \"$qemu_kernel_addr\" && bootm $qemu_kernel_addr - $fdt_addr_r\0"
  132. #endif /* __QEMU_PPCE500_H */