omap3_beagle.h 9.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305
  1. /*
  2. * (C) Copyright 2006-2008
  3. * Texas Instruments.
  4. * Richard Woodruff <r-woodruff2@ti.com>
  5. * Syed Mohammed Khasim <x0khasim@ti.com>
  6. *
  7. * Configuration settings for the TI OMAP3530 Beagle board.
  8. *
  9. * SPDX-License-Identifier: GPL-2.0+
  10. */
  11. #ifndef __CONFIG_H
  12. #define __CONFIG_H
  13. #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
  14. /*
  15. * 1MB into the SDRAM to allow for SPL's bss at the beginning of SDRAM
  16. * 64 bytes before this address should be set aside for u-boot.img's
  17. * header. That is 0x800FFFC0--0x80100000 should not be used for any
  18. * other needs. We use this rather than the inherited defines from
  19. * ti_armv7_common.h for backwards compatibility.
  20. */
  21. #define CONFIG_SYS_TEXT_BASE 0x80100000
  22. #define CONFIG_SPL_BSS_START_ADDR 0x80000000
  23. #define CONFIG_SPL_BSS_MAX_SIZE (512 << 10) /* 512 KB */
  24. #define CONFIG_SYS_SPL_MALLOC_START 0x80208000
  25. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000
  26. #include <configs/ti_omap3_common.h>
  27. #define CONFIG_MISC_INIT_R
  28. #define CONFIG_REVISION_TAG 1
  29. #define CONFIG_ENV_OVERWRITE
  30. /* Status LED */
  31. #define CONFIG_STATUS_LED 1
  32. #define CONFIG_BOARD_SPECIFIC_LED 1
  33. #define STATUS_LED_BIT 0x01
  34. #define STATUS_LED_STATE STATUS_LED_ON
  35. #define STATUS_LED_PERIOD (CONFIG_SYS_HZ / 2)
  36. #define STATUS_LED_BIT1 0x02
  37. #define STATUS_LED_STATE1 STATUS_LED_ON
  38. #define STATUS_LED_PERIOD1 (CONFIG_SYS_HZ / 2)
  39. #define STATUS_LED_BOOT STATUS_LED_BIT
  40. #define STATUS_LED_GREEN STATUS_LED_BIT1
  41. /* Enable Multi Bus support for I2C */
  42. #define CONFIG_I2C_MULTI_BUS 1
  43. /* Probe all devices */
  44. #define CONFIG_SYS_I2C_NOPROBES {{0x0, 0x0}}
  45. /* USB */
  46. #define CONFIG_USB_MUSB_OMAP2PLUS
  47. #define CONFIG_USB_MUSB_PIO_ONLY
  48. #define CONFIG_TWL4030_USB 1
  49. #define CONFIG_USB_ETHER
  50. #define CONFIG_USB_ETHER_RNDIS
  51. #define CONFIG_USB_FUNCTION_FASTBOOT
  52. #define CONFIG_CMD_FASTBOOT
  53. #define CONFIG_ANDROID_BOOT_IMAGE
  54. #define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
  55. #define CONFIG_FASTBOOT_BUF_SIZE 0x07000000
  56. /* USB EHCI */
  57. #define CONFIG_USB_EHCI
  58. #define CONFIG_USB_EHCI_OMAP
  59. #define CONFIG_OMAP_EHCI_PHY1_RESET_GPIO 147
  60. #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 3
  61. #define CONFIG_USB_HOST_ETHER
  62. #define CONFIG_USB_ETHER_ASIX
  63. #define CONFIG_USB_ETHER_MCS7830
  64. #define CONFIG_USB_ETHER_SMSC95XX
  65. /* GPIO banks */
  66. #define CONFIG_OMAP3_GPIO_5 /* GPIO128..159 is in GPIO bank 5 */
  67. #define CONFIG_OMAP3_GPIO_6 /* GPIO160..191 is in GPIO bank 6 */
  68. /* commands to include */
  69. #define MTDIDS_DEFAULT "nand0=nand"
  70. #define MTDPARTS_DEFAULT "mtdparts=nand:512k(x-loader),"\
  71. "1920k(u-boot),128k(u-boot-env),"\
  72. "4m(kernel),-(fs)"
  73. #define CONFIG_CMD_NAND /* NAND support */
  74. #define CONFIG_CMD_LED /* LED support */
  75. #define CONFIG_VIDEO_OMAP3 /* DSS Support */
  76. /*
  77. * TWL4030
  78. */
  79. #define CONFIG_TWL4030_LED 1
  80. /*
  81. * Board NAND Info.
  82. */
  83. #define CONFIG_NAND_OMAP_GPMC
  84. #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND */
  85. /* devices */
  86. #define BOOT_TARGET_DEVICES(func) \
  87. func(MMC, mmc, 0)
  88. #define CONFIG_BOOTCOMMAND \
  89. "run findfdt; " \
  90. "run distro_bootcmd; " \
  91. "mmc dev ${mmcdev}; if mmc rescan; then " \
  92. "if run userbutton; then " \
  93. "setenv bootenv uEnv.txt;" \
  94. "else " \
  95. "setenv bootenv user.txt;" \
  96. "fi;" \
  97. "echo SD/MMC found on device ${mmcdev};" \
  98. "if run loadbootenv; then " \
  99. "echo Loaded environment from ${bootenv};" \
  100. "run importbootenv;" \
  101. "fi;" \
  102. "if test -n $uenvcmd; then " \
  103. "echo Running uenvcmd ...;" \
  104. "run uenvcmd;" \
  105. "fi;" \
  106. "if run loadbootscript; then " \
  107. "run bootscript; " \
  108. "else " \
  109. "if run loadimage; then " \
  110. "run mmcboot;" \
  111. "fi;" \
  112. "fi; " \
  113. "fi;" \
  114. "run nandboot;" \
  115. "setenv bootfile zImage;" \
  116. "if run loadimage; then " \
  117. "run loadfdt;" \
  118. "run mmcbootz; " \
  119. "fi; " \
  120. #include <config_distro_bootcmd.h>
  121. #define CONFIG_EXTRA_ENV_SETTINGS \
  122. "loadaddr=0x80200000\0" \
  123. "kernel_addr_r=0x80200000\0" \
  124. "rdaddr=0x81000000\0" \
  125. "initrd_addr_r=0x81000000\0" \
  126. "fdt_high=0xffffffff\0" \
  127. "fdtaddr=0x80f80000\0" \
  128. "fdt_addr_r=0x80f80000\0" \
  129. "usbtty=cdc_acm\0" \
  130. "bootfile=uImage\0" \
  131. "ramdisk=ramdisk.gz\0" \
  132. "bootdir=/boot\0" \
  133. "bootpart=0:2\0" \
  134. "console=ttyO2,115200n8\0" \
  135. "mpurate=auto\0" \
  136. "buddy=none\0" \
  137. "optargs=\0" \
  138. "camera=none\0" \
  139. "vram=12M\0" \
  140. "dvimode=640x480MR-16@60\0" \
  141. "defaultdisplay=dvi\0" \
  142. "mmcdev=0\0" \
  143. "mmcroot=/dev/mmcblk0p2 rw\0" \
  144. "mmcrootfstype=ext3 rootwait\0" \
  145. "nandroot=ubi0:rootfs ubi.mtd=4\0" \
  146. "nandrootfstype=ubifs\0" \
  147. "ramroot=/dev/ram0 rw ramdisk_size=65536 initrd=0x81000000,64M\0" \
  148. "ramrootfstype=ext2\0" \
  149. "mmcargs=setenv bootargs console=${console} " \
  150. "${optargs} " \
  151. "mpurate=${mpurate} " \
  152. "buddy=${buddy} "\
  153. "camera=${camera} "\
  154. "vram=${vram} " \
  155. "omapfb.mode=dvi:${dvimode} " \
  156. "omapdss.def_disp=${defaultdisplay} " \
  157. "root=${mmcroot} " \
  158. "rootfstype=${mmcrootfstype}\0" \
  159. "nandargs=setenv bootargs console=${console} " \
  160. "${optargs} " \
  161. "mpurate=${mpurate} " \
  162. "buddy=${buddy} "\
  163. "camera=${camera} "\
  164. "vram=${vram} " \
  165. "omapfb.mode=dvi:${dvimode} " \
  166. "omapdss.def_disp=${defaultdisplay} " \
  167. "root=${nandroot} " \
  168. "rootfstype=${nandrootfstype}\0" \
  169. "findfdt=" \
  170. "if test $beaglerev = AxBx; then " \
  171. "setenv fdtfile omap3-beagle.dtb; fi; " \
  172. "if test $beaglerev = Cx; then " \
  173. "setenv fdtfile omap3-beagle.dtb; fi; " \
  174. "if test $beaglerev = C4; then " \
  175. "setenv fdtfile omap3-beagle.dtb; fi; " \
  176. "if test $beaglerev = xMAB; then " \
  177. "setenv fdtfile omap3-beagle-xm-ab.dtb; fi; " \
  178. "if test $beaglerev = xMC; then " \
  179. "setenv fdtfile omap3-beagle-xm.dtb; fi; " \
  180. "if test $fdtfile = undefined; then " \
  181. "echo WARNING: Could not determine device tree to use; fi; \0" \
  182. "validatefdt=" \
  183. "if test $beaglerev = xMAB; then " \
  184. "if test ! -e mmc ${bootpart} ${bootdir}/${fdtfile}; then " \
  185. "setenv fdtfile omap3-beagle-xm.dtb; " \
  186. "fi; " \
  187. "fi; \0" \
  188. "bootenv=uEnv.txt\0" \
  189. "loadbootenv=fatload mmc ${mmcdev} ${loadaddr} ${bootenv}\0" \
  190. "importbootenv=echo Importing environment from mmc ...; " \
  191. "env import -t -r $loadaddr $filesize\0" \
  192. "ramargs=setenv bootargs console=${console} " \
  193. "${optargs} " \
  194. "mpurate=${mpurate} " \
  195. "buddy=${buddy} "\
  196. "vram=${vram} " \
  197. "omapfb.mode=dvi:${dvimode} " \
  198. "omapdss.def_disp=${defaultdisplay} " \
  199. "root=${ramroot} " \
  200. "rootfstype=${ramrootfstype}\0" \
  201. "loadramdisk=load mmc ${bootpart} ${rdaddr} ${bootdir}/${ramdisk}\0" \
  202. "loadimage=load mmc ${bootpart} ${loadaddr} ${bootdir}/${bootfile}\0" \
  203. "loadbootscript=load mmc ${mmcdev} ${loadaddr} boot.scr\0" \
  204. "bootscript=echo Running bootscript from mmc${mmcdev} ...; " \
  205. "source ${loadaddr}\0" \
  206. "loadfdt=run validatefdt; load mmc ${bootpart} ${fdtaddr} ${bootdir}/${fdtfile}\0" \
  207. "mmcboot=echo Booting from mmc ...; " \
  208. "run mmcargs; " \
  209. "bootm ${loadaddr}\0" \
  210. "mmcbootz=echo Booting with DT from mmc${mmcdev} ...; " \
  211. "run mmcargs; " \
  212. "bootz ${loadaddr} - ${fdtaddr}\0" \
  213. "nandboot=echo Booting from nand ...; " \
  214. "run nandargs; " \
  215. "nand read ${loadaddr} 280000 400000; " \
  216. "bootm ${loadaddr}\0" \
  217. "ramboot=echo Booting from ramdisk ...; " \
  218. "run ramargs; " \
  219. "bootm ${loadaddr}\0" \
  220. "userbutton=if gpio input 173; then run userbutton_xm; " \
  221. "else run userbutton_nonxm; fi;\0" \
  222. "userbutton_xm=gpio input 4;\0" \
  223. "userbutton_nonxm=gpio input 7;\0" \
  224. BOOTENV
  225. /*
  226. * OMAP3 has 12 GP timers, they can be driven by the system clock
  227. * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
  228. * This rate is divided by a local divisor.
  229. */
  230. #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
  231. /*-----------------------------------------------------------------------
  232. * FLASH and environment organization
  233. */
  234. /* **** PISMO SUPPORT *** */
  235. #if defined(CONFIG_CMD_NAND)
  236. #define CONFIG_SYS_FLASH_BASE NAND_BASE
  237. #endif
  238. /* Monitor at start of flash */
  239. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
  240. #define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
  241. #define CONFIG_ENV_IS_IN_NAND 1
  242. #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
  243. #define ONENAND_ENV_OFFSET 0x260000 /* environment starts here */
  244. #define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */
  245. #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
  246. #define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
  247. #define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
  248. #define CONFIG_OMAP3_SPI
  249. /* Defines for SPL */
  250. #define CONFIG_SPL_OMAP3_ID_NAND
  251. /* NAND boot config */
  252. #define CONFIG_SYS_NAND_BUSWIDTH_16BIT
  253. #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  254. #define CONFIG_SYS_NAND_PAGE_COUNT 64
  255. #define CONFIG_SYS_NAND_PAGE_SIZE 2048
  256. #define CONFIG_SYS_NAND_OOBSIZE 64
  257. #define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
  258. #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
  259. #define CONFIG_SYS_NAND_ECCPOS {2, 3, 4, 5, 6, 7, 8, 9,\
  260. 10, 11, 12, 13}
  261. #define CONFIG_SYS_NAND_ECCSIZE 512
  262. #define CONFIG_SYS_NAND_ECCBYTES 3
  263. #define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_HW
  264. #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000
  265. /* NAND: SPL falcon mode configs */
  266. #ifdef CONFIG_SPL_OS_BOOT
  267. #define CONFIG_CMD_SPL_NAND_OFS 0x240000
  268. #define CONFIG_SYS_NAND_SPL_KERNEL_OFFS 0x280000
  269. #define CONFIG_CMD_SPL_WRITE_SIZE 0x2000
  270. #endif
  271. #endif /* __CONFIG_H */