meesc.h 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181
  1. /*
  2. * (C) Copyright 2007-2008
  3. * Stelian Pop <stelian@popies.net>
  4. * Lead Tech Design <www.leadtechdesign.com>
  5. *
  6. * (C) Copyright 2009-2015
  7. * Daniel Gorsulowski <daniel.gorsulowski@esd.eu>
  8. * esd electronic system design gmbh <www.esd.eu>
  9. *
  10. * Configuation settings for the esd MEESC board.
  11. *
  12. * SPDX-License-Identifier: GPL-2.0+
  13. */
  14. #ifndef __CONFIG_H
  15. #define __CONFIG_H
  16. /*
  17. * SoC must be defined first, before hardware.h is included.
  18. * In this case SoC is defined in boards.cfg.
  19. */
  20. #include <asm/hardware.h>
  21. /*
  22. * Warning: changing CONFIG_SYS_TEXT_BASE requires
  23. * adapting the initial boot program.
  24. * Since the linker has to swallow that define, we must use a pure
  25. * hex number here!
  26. */
  27. #define CONFIG_SYS_TEXT_BASE 0x21F00000
  28. /*
  29. * since a number of boards are not being listed in linux
  30. * arch/arm/tools/mach-types any more, the mach-types have to be
  31. * defined here
  32. */
  33. #define MACH_TYPE_MEESC 2165
  34. #define MACH_TYPE_ETHERCAN2 2407
  35. /* ARM asynchronous clock */
  36. #define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* 32.768 kHz crystal */
  37. #define CONFIG_SYS_AT91_MAIN_CLOCK 16000000/* 16.0 MHz crystal */
  38. /* Misc CPU related */
  39. #define CONFIG_SKIP_LOWLEVEL_INIT
  40. #define CONFIG_ARCH_CPU_INIT
  41. #define CONFIG_BOARD_EARLY_INIT_F /* call board_early_init_f() */
  42. #define CONFIG_SETUP_MEMORY_TAGS
  43. #define CONFIG_INITRD_TAG
  44. #define CONFIG_SERIAL_TAG
  45. #define CONFIG_REVISION_TAG
  46. #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
  47. #define CONFIG_MISC_INIT_R /* Call misc_init_r */
  48. #define CONFIG_PREBOOT /* enable preboot variable */
  49. /*
  50. * Hardware drivers
  51. */
  52. /* general purpose I/O */
  53. #define CONFIG_AT91_GPIO
  54. /* Console output */
  55. #define CONFIG_ATMEL_USART
  56. #define CONFIG_USART_BASE ATMEL_BASE_DBGU
  57. #define CONFIG_USART_ID ATMEL_ID_SYS
  58. #define CONFIG_BAUDRATE 115200
  59. /*
  60. * BOOTP options
  61. */
  62. #define CONFIG_BOOTP_BOOTFILESIZE
  63. #define CONFIG_BOOTP_BOOTPATH
  64. #define CONFIG_BOOTP_GATEWAY
  65. #define CONFIG_BOOTP_HOSTNAME
  66. /*
  67. * Command line configuration.
  68. */
  69. #ifdef CONFIG_SYS_USE_NANDFLASH
  70. #define CONFIG_CMD_NAND
  71. #endif
  72. /* LED */
  73. #define CONFIG_AT91_LED
  74. /*
  75. * SDRAM: 1 bank, min 32, max 128 MB
  76. * Initialized before u-boot gets started.
  77. */
  78. #define PHYS_SDRAM ATMEL_BASE_CS1 /* 0x20000000 */
  79. #define PHYS_SDRAM_SIZE 0x02000000 /* 32 MByte */
  80. #define CONFIG_NR_DRAM_BANKS 1
  81. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
  82. #define CONFIG_SYS_SDRAM_SIZE PHYS_SDRAM_SIZE
  83. #define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE + 0x00100000)
  84. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x01E00000)
  85. #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x00100000)
  86. /*
  87. * Initial stack pointer: 4k - GENERATED_GBL_DATA_SIZE in internal SRAM,
  88. * leaving the correct space for initial global data structure above
  89. * that address while providing maximum stack area below.
  90. */
  91. #define CONFIG_SYS_INIT_SP_ADDR \
  92. (ATMEL_BASE_SRAM0 + 0x1000 - GENERATED_GBL_DATA_SIZE)
  93. /* DataFlash */
  94. #ifdef CONFIG_SYS_USE_DATAFLASH
  95. # define CONFIG_ATMEL_DATAFLASH_SPI
  96. # define CONFIG_HAS_DATAFLASH
  97. # define CONFIG_SYS_MAX_DATAFLASH_BANKS 1
  98. # define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
  99. # define AT91_SPI_CLK 15000000
  100. # define DATAFLASH_TCSS (0x1a << 16)
  101. # define DATAFLASH_TCHS (0x1 << 24)
  102. #endif
  103. /* NOR flash is not populated, disable it */
  104. #define CONFIG_SYS_NO_FLASH
  105. /* NAND flash */
  106. #ifdef CONFIG_CMD_NAND
  107. # define CONFIG_NAND_ATMEL
  108. # define CONFIG_SYS_MAX_NAND_DEVICE 1
  109. # define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3 /* 0x40000000 */
  110. # define CONFIG_SYS_NAND_DBW_8
  111. # define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
  112. # define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
  113. # define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(15)
  114. # define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PA(22)
  115. #endif
  116. /* Ethernet */
  117. #define CONFIG_MACB
  118. #define CONFIG_RMII
  119. #define CONFIG_NET_RETRY_COUNT 20
  120. #undef CONFIG_RESET_PHY_R
  121. /* hw-controller addresses */
  122. #define CONFIG_ET1100_BASE 0x70000000
  123. #ifdef CONFIG_SYS_USE_DATAFLASH
  124. /* bootstrap + u-boot + env in dataflash on CS0 */
  125. # define CONFIG_ENV_IS_IN_DATAFLASH
  126. # define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + \
  127. 0x8400)
  128. # define CONFIG_ENV_OFFSET 0x4200
  129. # define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + \
  130. CONFIG_ENV_OFFSET)
  131. # define CONFIG_ENV_SIZE 0x4200
  132. #elif CONFIG_SYS_USE_NANDFLASH
  133. /* bootstrap + u-boot + env + linux in nandflash */
  134. # define CONFIG_ENV_IS_IN_NAND 1
  135. # define CONFIG_ENV_OFFSET 0xC0000
  136. # define CONFIG_ENV_SIZE 0x20000
  137. #endif
  138. #define CONFIG_SYS_CBSIZE 512
  139. #define CONFIG_SYS_MAXARGS 16
  140. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  141. sizeof(CONFIG_SYS_PROMPT) + 16)
  142. #define CONFIG_SYS_LONGHELP
  143. #define CONFIG_CMDLINE_EDITING
  144. #define CONFIG_AUTO_COMPLETE
  145. /*
  146. * Size of malloc() pool
  147. */
  148. #define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + \
  149. 128*1024, 0x1000)
  150. #endif