am335x-fb.c 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188
  1. /*
  2. * Copyright (C) 2013 Hannes Schmelzer <oe5hpm@oevsv.at>
  3. * Bernecker & Rainer Industrieelektronik GmbH - http://www.br-automation.com
  4. *
  5. * minimal framebuffer driver for TI's AM335x SoC to be compatible with
  6. * Wolfgang Denk's LCD-Framework (CONFIG_LCD, common/lcd.c)
  7. *
  8. * - supporting 16/24/32bit RGB/TFT raster Mode (not using palette)
  9. * - sets up LCD controller as in 'am335x_lcdpanel' struct given
  10. * - starts output DMA from gd->fb_base buffer
  11. *
  12. * SPDX-License-Identifier: GPL-2.0+
  13. */
  14. #include <common.h>
  15. #include <asm/arch/hardware.h>
  16. #include <lcd.h>
  17. #include "am335x-fb.h"
  18. #if !defined(LCD_CNTL_BASE)
  19. #error "hw-base address of LCD-Controller (LCD_CNTL_BASE) not defined!"
  20. #endif
  21. /* LCD Control Register */
  22. #define LCD_CLK_DIVISOR(x) ((x) << 8)
  23. #define LCD_RASTER_MODE 0x01
  24. /* LCD Clock Enable Register */
  25. #define LCD_CORECLKEN (0x01 << 0)
  26. #define LCD_LIDDCLKEN (0x01 << 1)
  27. #define LCD_DMACLKEN (0x01 << 2)
  28. /* LCD DMA Control Register */
  29. #define LCD_DMA_BURST_SIZE(x) ((x) << 4)
  30. #define LCD_DMA_BURST_1 0x0
  31. #define LCD_DMA_BURST_2 0x1
  32. #define LCD_DMA_BURST_4 0x2
  33. #define LCD_DMA_BURST_8 0x3
  34. #define LCD_DMA_BURST_16 0x4
  35. /* LCD Timing_0 Register */
  36. #define LCD_HBPLSB(x) ((((x)-1) & 0xFF) << 24)
  37. #define LCD_HFPLSB(x) ((((x)-1) & 0xFF) << 16)
  38. #define LCD_HSWLSB(x) ((((x)-1) & 0x3F) << 10)
  39. #define LCD_HORLSB(x) (((((x) >> 4)-1) & 0x3F) << 4)
  40. #define LCD_HORMSB(x) (((((x) >> 4)-1) & 0x40) >> 4)
  41. /* LCD Timing_1 Register */
  42. #define LCD_VBP(x) ((x) << 24)
  43. #define LCD_VFP(x) ((x) << 16)
  44. #define LCD_VSW(x) (((x)-1) << 10)
  45. #define LCD_VERLSB(x) (((x)-1) & 0x3FF)
  46. /* LCD Timing_2 Register */
  47. #define LCD_HSWMSB(x) ((((x)-1) & 0x3C0) << 21)
  48. #define LCD_VERMSB(x) ((((x)-1) & 0x400) << 16)
  49. #define LCD_HBPMSB(x) ((((x)-1) & 0x300) >> 4)
  50. #define LCD_HFPMSB(x) ((((x)-1) & 0x300) >> 8)
  51. #define LCD_INVMASK(x) ((x) & 0x3F00000)
  52. /* LCD Raster Ctrl Register */
  53. #define LCD_TFT_24BPP_MODE (1 << 25)
  54. #define LCD_TFT_24BPP_UNPACK (1 << 26)
  55. #define LCD_PALMODE_RAWDATA (0x02 << 20)
  56. #define LCD_TFT_MODE (0x01 << 7)
  57. #define LCD_RASTER_ENABLE (0x01 << 0)
  58. /* Macro definitions */
  59. #define FBSIZE(x) ((x->hactive * x->vactive * x->bpp) >> 3)
  60. struct am335x_lcdhw {
  61. unsigned int pid; /* 0x00 */
  62. unsigned int ctrl; /* 0x04 */
  63. unsigned int gap0; /* 0x08 */
  64. unsigned int lidd_ctrl; /* 0x0C */
  65. unsigned int lidd_cs0_conf; /* 0x10 */
  66. unsigned int lidd_cs0_addr; /* 0x14 */
  67. unsigned int lidd_cs0_data; /* 0x18 */
  68. unsigned int lidd_cs1_conf; /* 0x1C */
  69. unsigned int lidd_cs1_addr; /* 0x20 */
  70. unsigned int lidd_cs1_data; /* 0x24 */
  71. unsigned int raster_ctrl; /* 0x28 */
  72. unsigned int raster_timing0; /* 0x2C */
  73. unsigned int raster_timing1; /* 0x30 */
  74. unsigned int raster_timing2; /* 0x34 */
  75. unsigned int raster_subpanel; /* 0x38 */
  76. unsigned int raster_subpanel2; /* 0x3C */
  77. unsigned int lcddma_ctrl; /* 0x40 */
  78. unsigned int lcddma_fb0_base; /* 0x44 */
  79. unsigned int lcddma_fb0_ceiling; /* 0x48 */
  80. unsigned int lcddma_fb1_base; /* 0x4C */
  81. unsigned int lcddma_fb1_ceiling; /* 0x50 */
  82. unsigned int sysconfig; /* 0x54 */
  83. unsigned int irqstatus_raw; /* 0x58 */
  84. unsigned int irqstatus; /* 0x5C */
  85. unsigned int irqenable_set; /* 0x60 */
  86. unsigned int irqenable_clear; /* 0x64 */
  87. unsigned int gap1; /* 0x68 */
  88. unsigned int clkc_enable; /* 0x6C */
  89. unsigned int clkc_reset; /* 0x70 */
  90. };
  91. static struct am335x_lcdhw *lcdhw = (void *)LCD_CNTL_BASE;
  92. DECLARE_GLOBAL_DATA_PTR;
  93. int lcd_get_size(int *line_length)
  94. {
  95. *line_length = (panel_info.vl_col * NBITS(panel_info.vl_bpix)) / 8;
  96. return *line_length * panel_info.vl_row + 0x20;
  97. }
  98. int am335xfb_init(struct am335x_lcdpanel *panel)
  99. {
  100. u32 raster_ctrl = 0;
  101. if (0 == gd->fb_base) {
  102. printf("ERROR: no valid fb_base stored in GLOBAL_DATA_PTR!\n");
  103. return -1;
  104. }
  105. if (0 == panel) {
  106. printf("ERROR: missing ptr to am335x_lcdpanel!\n");
  107. return -1;
  108. }
  109. /* We can already set the bits for the raster_ctrl in this check */
  110. switch (panel->bpp) {
  111. case 16:
  112. break;
  113. case 32:
  114. raster_ctrl |= LCD_TFT_24BPP_UNPACK;
  115. /* fallthrough */
  116. case 24:
  117. raster_ctrl |= LCD_TFT_24BPP_MODE;
  118. break;
  119. default:
  120. error("am335x-fb: invalid bpp value: %d\n", panel->bpp);
  121. return -1;
  122. }
  123. debug("setting up LCD-Controller for %dx%dx%d (hfp=%d,hbp=%d,hsw=%d / ",
  124. panel->hactive, panel->vactive, panel->bpp,
  125. panel->hfp, panel->hbp, panel->hsw);
  126. debug("vfp=%d,vbp=%d,vsw=%d / clk-div=%d)\n",
  127. panel->vfp, panel->vfp, panel->vsw, panel->pxl_clk_div);
  128. debug("using frambuffer at 0x%08x with size %d.\n",
  129. (unsigned int)gd->fb_base, FBSIZE(panel));
  130. /* palette default entry */
  131. memset((void *)gd->fb_base, 0, 0x20);
  132. *(unsigned int *)gd->fb_base = 0x4000;
  133. /* point fb behind palette */
  134. gd->fb_base += 0x20;
  135. /* turn ON display through powercontrol function if accessible */
  136. if (0 != panel->panel_power_ctrl)
  137. panel->panel_power_ctrl(1);
  138. debug("am335x-fb: wait for stable power ...\n");
  139. mdelay(panel->pup_delay);
  140. lcdhw->clkc_enable = LCD_CORECLKEN | LCD_LIDDCLKEN | LCD_DMACLKEN;
  141. lcdhw->raster_ctrl = 0;
  142. lcdhw->ctrl = LCD_CLK_DIVISOR(panel->pxl_clk_div) | LCD_RASTER_MODE;
  143. lcdhw->lcddma_fb0_base = gd->fb_base;
  144. lcdhw->lcddma_fb0_ceiling = gd->fb_base + FBSIZE(panel);
  145. lcdhw->lcddma_fb1_base = gd->fb_base;
  146. lcdhw->lcddma_fb1_ceiling = gd->fb_base + FBSIZE(panel);
  147. lcdhw->lcddma_ctrl = LCD_DMA_BURST_SIZE(LCD_DMA_BURST_16);
  148. lcdhw->raster_timing0 = LCD_HORLSB(panel->hactive) |
  149. LCD_HORMSB(panel->hactive) |
  150. LCD_HFPLSB(panel->hfp) |
  151. LCD_HBPLSB(panel->hbp) |
  152. LCD_HSWLSB(panel->hsw);
  153. lcdhw->raster_timing1 = LCD_VBP(panel->vbp) |
  154. LCD_VFP(panel->vfp) |
  155. LCD_VSW(panel->vsw) |
  156. LCD_VERLSB(panel->vactive);
  157. lcdhw->raster_timing2 = LCD_HSWMSB(panel->hsw) |
  158. LCD_VERMSB(panel->vactive) |
  159. LCD_INVMASK(panel->pol) |
  160. LCD_HBPMSB(panel->hbp) |
  161. LCD_HFPMSB(panel->hfp) |
  162. 0x0000FF00; /* clk cycles for ac-bias */
  163. lcdhw->raster_ctrl = raster_ctrl |
  164. LCD_PALMODE_RAWDATA |
  165. LCD_TFT_MODE |
  166. LCD_RASTER_ENABLE;
  167. debug("am335x-fb: waiting picture to be stable.\n.");
  168. mdelay(panel->pon_delay);
  169. return 0;
  170. }