首页 发现 帮助
登录
8516
/
Test
1
0
派生 0
文件 工单管理 0 合并请求 0 Wiki
分支: master
分支列表 标签列表
Test
/
board-support
/
u-boot-2017.01+gitAUTOINC+340fb36f04-g340fb36f04
/
drivers
/
usb
/
musb
/
am35x.h

am35x.h 1.9 KB
永久链接 文件历史 原始文件

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182 
  1. /*
    2. 

  2.  * am35x.h - TI's AM35x platform specific usb wrapper definitions.
    3. 

  3.  *
    4. 

  4.  * Author: Ajay Kumar Gupta <ajay.gupta@ti.com>
    5. 

  5.  *
    6. 

  6.  * Based on drivers/usb/musb/da8xx.h
    7. 

  7.  *
    8. 

  8.  * Copyright (c) 2010 Texas Instruments Incorporated
    9. 

  9.  *
    10. 

  10.  * SPDX-License-Identifier:	GPL-2.0+
    11. 

  11.  */
    12. 

  12. 

  13. #ifndef __AM35X_USB_H__
    14. 

  14. #define __AM35X_USB_H__
    15. 

  15. 

  16. #include <asm/arch/am35x_def.h>
    17. 

  17. #include "musb_core.h"
    18. 

  18. 

  19. /* Base address of musb wrapper */
    20. 

  20. #define AM35X_USB_OTG_BASE	0x5C040000
    21. 

  21. 

  22. /* Base address of musb core */
    23. 

  23. #define AM35X_USB_OTG_CORE_BASE	(AM35X_USB_OTG_BASE + 0x400)
    24. 

  24. 

  25. /* Timeout for AM35x usb module */
    26. 

  26. #define AM35X_USB_OTG_TIMEOUT	0x3FFFFFF
    27. 

  27. 

  28. /*
    29. 

  29.  * AM35x platform USB wrapper register overlay.
    30. 

  30.  */
    31. 

  31. struct am35x_usb_regs {
    32. 

  32. 	u32	revision;
    33. 

  33. 	u32	control;
    34. 

  34. 	u32	status;
    35. 

  35. 	u32	emulation;
    36. 

  36. 	u32	reserved0[1];
    37. 

  37. 	u32	autoreq;
    38. 

  38. 	u32	srpfixtime;
    39. 

  39. 	u32	ep_intsrc;
    40. 

  40. 	u32	ep_intsrcset;
    41. 

  41. 	u32	ep_intsrcclr;
    42. 

  42. 	u32	ep_intmsk;
    43. 

  43. 	u32	ep_intmskset;
    44. 

  44. 	u32	ep_intmskclr;
    45. 

  45. 	u32	ep_intsrcmsked;
    46. 

  46. 	u32	reserved1[1];
    47. 

  47. 	u32	core_intsrc;
    48. 

  48. 	u32	core_intsrcset;
    49. 

  49. 	u32	core_intsrcclr;
    50. 

  50. 	u32	core_intmsk;
    51. 

  51. 	u32	core_intmskset;
    52. 

  52. 	u32	core_intmskclr;
    53. 

  53. 	u32	core_intsrcmsked;
    54. 

  54. 	u32	reserved2[1];
    55. 

  55. 	u32	eoi;
    56. 

  56. 	u32	mop_sop_en;
    57. 

  57. 	u32	reserved3[2];
    58. 

  58. 	u32	txmode;
    59. 

  59. 	u32	rxmode;
    60. 

  60. 	u32	epcount_mode;
    61. 

  61. };
    62. 

  62. 

  63. #define am35x_usb_regs ((struct am35x_usb_regs *)AM35X_USB_OTG_BASE)
    64. 

  64. 

  65. /* USB 2.0 PHY Control */
    66. 

  66. #define DEVCONF2_PHY_GPIOMODE	(1 << 23)
    67. 

  67. #define DEVCONF2_OTGMODE	(3 << 14)
    68. 

  68. #define DEVCONF2_SESENDEN	(1 << 13)       /* Vsess_end comparator */
    69. 

  69. #define DEVCONF2_VBDTCTEN	(1 << 12)       /* Vbus comparator */
    70. 

  70. #define DEVCONF2_REFFREQ_24MHZ	(2 << 8)
    71. 

  71. #define DEVCONF2_REFFREQ_26MHZ	(7 << 8)
    72. 

  72. #define DEVCONF2_REFFREQ_13MHZ	(6 << 8)
    73. 

  73. #define DEVCONF2_REFFREQ	(0xf << 8)
    74. 

  74. #define DEVCONF2_PHYCKGD	(1 << 7)
    75. 

  75. #define DEVCONF2_VBUSSENSE	(1 << 6)
    76. 

  76. #define DEVCONF2_PHY_PLLON	(1 << 5)        /* override PLL suspend */
    77. 

  77. #define DEVCONF2_RESET		(1 << 4)
    78. 

  78. #define DEVCONF2_PHYPWRDN	(1 << 3)
    79. 

  79. #define DEVCONF2_OTGPWRDN	(1 << 2)
    80. 

  80. #define DEVCONF2_DATPOL		(1 << 1)
    81. 

  81. 

  82. #endif	/* __AM35X_USB_H__ */
    83.