omap-timer.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. /*
  2. * TI OMAP timer driver
  3. *
  4. * Copyright (C) 2015, Texas Instruments, Incorporated
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. #include <common.h>
  9. #include <dm.h>
  10. #include <errno.h>
  11. #include <timer.h>
  12. #include <asm/io.h>
  13. #include <asm/arch/clock.h>
  14. DECLARE_GLOBAL_DATA_PTR;
  15. /* Timer register bits */
  16. #define TCLR_START BIT(0) /* Start=1 */
  17. #define TCLR_AUTO_RELOAD BIT(1) /* Auto reload */
  18. #define TCLR_PRE_EN BIT(5) /* Pre-scaler enable */
  19. #define TCLR_PTV_SHIFT (2) /* Pre-scaler shift value */
  20. #define TIMER_CLOCK (V_SCLK / (2 << CONFIG_SYS_PTV))
  21. struct omap_gptimer_regs {
  22. unsigned int tidr; /* offset 0x00 */
  23. unsigned char res1[12];
  24. unsigned int tiocp_cfg; /* offset 0x10 */
  25. unsigned char res2[12];
  26. unsigned int tier; /* offset 0x20 */
  27. unsigned int tistatr; /* offset 0x24 */
  28. unsigned int tistat; /* offset 0x28 */
  29. unsigned int tisr; /* offset 0x2c */
  30. unsigned int tcicr; /* offset 0x30 */
  31. unsigned int twer; /* offset 0x34 */
  32. unsigned int tclr; /* offset 0x38 */
  33. unsigned int tcrr; /* offset 0x3c */
  34. unsigned int tldr; /* offset 0x40 */
  35. unsigned int ttgr; /* offset 0x44 */
  36. unsigned int twpc; /* offset 0x48 */
  37. unsigned int tmar; /* offset 0x4c */
  38. unsigned int tcar1; /* offset 0x50 */
  39. unsigned int tscir; /* offset 0x54 */
  40. unsigned int tcar2; /* offset 0x58 */
  41. };
  42. /* Omap Timer Priv */
  43. struct omap_timer_priv {
  44. struct omap_gptimer_regs *regs;
  45. };
  46. static int omap_timer_get_count(struct udevice *dev, u64 *count)
  47. {
  48. struct omap_timer_priv *priv = dev_get_priv(dev);
  49. *count = readl(&priv->regs->tcrr);
  50. return 0;
  51. }
  52. static int omap_timer_probe(struct udevice *dev)
  53. {
  54. struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
  55. struct omap_timer_priv *priv = dev_get_priv(dev);
  56. uc_priv->clock_rate = TIMER_CLOCK;
  57. /* start the counter ticking up, reload value on overflow */
  58. writel(0, &priv->regs->tldr);
  59. /* enable timer */
  60. writel((CONFIG_SYS_PTV << 2) | TCLR_PRE_EN | TCLR_AUTO_RELOAD |
  61. TCLR_START, &priv->regs->tclr);
  62. return 0;
  63. }
  64. static int omap_timer_ofdata_to_platdata(struct udevice *dev)
  65. {
  66. struct omap_timer_priv *priv = dev_get_priv(dev);
  67. priv->regs = map_physmem(dev_get_addr(dev),
  68. sizeof(struct omap_gptimer_regs), MAP_NOCACHE);
  69. return 0;
  70. }
  71. static const struct timer_ops omap_timer_ops = {
  72. .get_count = omap_timer_get_count,
  73. };
  74. static const struct udevice_id omap_timer_ids[] = {
  75. { .compatible = "ti,am335x-timer" },
  76. { .compatible = "ti,am4372-timer" },
  77. { .compatible = "ti,omap5430-timer" },
  78. {}
  79. };
  80. U_BOOT_DRIVER(omap_timer) = {
  81. .name = "omap_timer",
  82. .id = UCLASS_TIMER,
  83. .of_match = omap_timer_ids,
  84. .ofdata_to_platdata = omap_timer_ofdata_to_platdata,
  85. .priv_auto_alloc_size = sizeof(struct omap_timer_priv),
  86. .probe = omap_timer_probe,
  87. .ops = &omap_timer_ops,
  88. .flags = DM_FLAG_PRE_RELOC,
  89. };