soft_spi.c 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259
  1. /*
  2. * Copyright (c) 2014 Google, Inc
  3. *
  4. * (C) Copyright 2002
  5. * Gerald Van Baren, Custom IDEAS, vanbaren@cideas.com.
  6. *
  7. * Influenced by code from:
  8. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  9. *
  10. * SPDX-License-Identifier: GPL-2.0+
  11. */
  12. #include <common.h>
  13. #include <dm.h>
  14. #include <errno.h>
  15. #include <fdtdec.h>
  16. #include <malloc.h>
  17. #include <spi.h>
  18. #include <asm/gpio.h>
  19. DECLARE_GLOBAL_DATA_PTR;
  20. struct soft_spi_platdata {
  21. struct gpio_desc cs;
  22. struct gpio_desc sclk;
  23. struct gpio_desc mosi;
  24. struct gpio_desc miso;
  25. int spi_delay_us;
  26. int flags;
  27. };
  28. #define SPI_MASTER_NO_RX BIT(0)
  29. #define SPI_MASTER_NO_TX BIT(1)
  30. struct soft_spi_priv {
  31. unsigned int mode;
  32. };
  33. static int soft_spi_scl(struct udevice *dev, int bit)
  34. {
  35. struct udevice *bus = dev_get_parent(dev);
  36. struct soft_spi_platdata *plat = dev_get_platdata(bus);
  37. dm_gpio_set_value(&plat->sclk, bit);
  38. return 0;
  39. }
  40. static int soft_spi_sda(struct udevice *dev, int bit)
  41. {
  42. struct udevice *bus = dev_get_parent(dev);
  43. struct soft_spi_platdata *plat = dev_get_platdata(bus);
  44. dm_gpio_set_value(&plat->mosi, bit);
  45. return 0;
  46. }
  47. static int soft_spi_cs_activate(struct udevice *dev)
  48. {
  49. struct udevice *bus = dev_get_parent(dev);
  50. struct soft_spi_platdata *plat = dev_get_platdata(bus);
  51. dm_gpio_set_value(&plat->cs, 0);
  52. dm_gpio_set_value(&plat->sclk, 0);
  53. dm_gpio_set_value(&plat->cs, 1);
  54. return 0;
  55. }
  56. static int soft_spi_cs_deactivate(struct udevice *dev)
  57. {
  58. struct udevice *bus = dev_get_parent(dev);
  59. struct soft_spi_platdata *plat = dev_get_platdata(bus);
  60. dm_gpio_set_value(&plat->cs, 0);
  61. return 0;
  62. }
  63. static int soft_spi_claim_bus(struct udevice *dev)
  64. {
  65. /*
  66. * Make sure the SPI clock is in idle state as defined for
  67. * this slave.
  68. */
  69. return soft_spi_scl(dev, 0);
  70. }
  71. static int soft_spi_release_bus(struct udevice *dev)
  72. {
  73. /* Nothing to do */
  74. return 0;
  75. }
  76. /*-----------------------------------------------------------------------
  77. * SPI transfer
  78. *
  79. * This writes "bitlen" bits out the SPI MOSI port and simultaneously clocks
  80. * "bitlen" bits in the SPI MISO port. That's just the way SPI works.
  81. *
  82. * The source of the outgoing bits is the "dout" parameter and the
  83. * destination of the input bits is the "din" parameter. Note that "dout"
  84. * and "din" can point to the same memory location, in which case the
  85. * input data overwrites the output data (since both are buffered by
  86. * temporary variables, this is OK).
  87. */
  88. static int soft_spi_xfer(struct udevice *dev, unsigned int bitlen,
  89. const void *dout, void *din, unsigned long flags)
  90. {
  91. struct udevice *bus = dev_get_parent(dev);
  92. struct soft_spi_priv *priv = dev_get_priv(bus);
  93. struct soft_spi_platdata *plat = dev_get_platdata(bus);
  94. uchar tmpdin = 0;
  95. uchar tmpdout = 0;
  96. const u8 *txd = dout;
  97. u8 *rxd = din;
  98. int cpha = priv->mode & SPI_CPHA;
  99. unsigned int j;
  100. debug("spi_xfer: slave %s:%s dout %08X din %08X bitlen %u\n",
  101. dev->parent->name, dev->name, *(uint *)txd, *(uint *)rxd,
  102. bitlen);
  103. if (flags & SPI_XFER_BEGIN)
  104. soft_spi_cs_activate(dev);
  105. for (j = 0; j < bitlen; j++) {
  106. /*
  107. * Check if it is time to work on a new byte.
  108. */
  109. if ((j % 8) == 0) {
  110. if (txd)
  111. tmpdout = *txd++;
  112. else
  113. tmpdout = 0;
  114. if (j != 0) {
  115. if (rxd)
  116. *rxd++ = tmpdin;
  117. }
  118. tmpdin = 0;
  119. }
  120. if (!cpha)
  121. soft_spi_scl(dev, 0);
  122. if ((plat->flags & SPI_MASTER_NO_TX) == 0)
  123. soft_spi_sda(dev, !!(tmpdout & 0x80));
  124. udelay(plat->spi_delay_us);
  125. if (cpha)
  126. soft_spi_scl(dev, 0);
  127. else
  128. soft_spi_scl(dev, 1);
  129. tmpdin <<= 1;
  130. if ((plat->flags & SPI_MASTER_NO_RX) == 0)
  131. tmpdin |= dm_gpio_get_value(&plat->miso);
  132. tmpdout <<= 1;
  133. udelay(plat->spi_delay_us);
  134. if (cpha)
  135. soft_spi_scl(dev, 1);
  136. }
  137. /*
  138. * If the number of bits isn't a multiple of 8, shift the last
  139. * bits over to left-justify them. Then store the last byte
  140. * read in.
  141. */
  142. if (rxd) {
  143. if ((bitlen % 8) != 0)
  144. tmpdin <<= 8 - (bitlen % 8);
  145. *rxd++ = tmpdin;
  146. }
  147. if (flags & SPI_XFER_END)
  148. soft_spi_cs_deactivate(dev);
  149. return 0;
  150. }
  151. static int soft_spi_set_speed(struct udevice *dev, unsigned int speed)
  152. {
  153. /* Accept any speed */
  154. return 0;
  155. }
  156. static int soft_spi_set_mode(struct udevice *dev, unsigned int mode)
  157. {
  158. struct soft_spi_priv *priv = dev_get_priv(dev);
  159. priv->mode = mode;
  160. return 0;
  161. }
  162. static const struct dm_spi_ops soft_spi_ops = {
  163. .claim_bus = soft_spi_claim_bus,
  164. .release_bus = soft_spi_release_bus,
  165. .xfer = soft_spi_xfer,
  166. .set_speed = soft_spi_set_speed,
  167. .set_mode = soft_spi_set_mode,
  168. };
  169. static int soft_spi_ofdata_to_platdata(struct udevice *dev)
  170. {
  171. struct soft_spi_platdata *plat = dev->platdata;
  172. const void *blob = gd->fdt_blob;
  173. int node = dev->of_offset;
  174. plat->spi_delay_us = fdtdec_get_int(blob, node, "spi-delay-us", 0);
  175. return 0;
  176. }
  177. static int soft_spi_probe(struct udevice *dev)
  178. {
  179. struct spi_slave *slave = dev_get_parent_priv(dev);
  180. struct soft_spi_platdata *plat = dev->platdata;
  181. int cs_flags, clk_flags;
  182. int ret;
  183. cs_flags = (slave->mode & SPI_CS_HIGH) ? 0 : GPIOD_ACTIVE_LOW;
  184. clk_flags = (slave->mode & SPI_CPOL) ? GPIOD_ACTIVE_LOW : 0;
  185. if (gpio_request_by_name(dev, "cs-gpios", 0, &plat->cs,
  186. GPIOD_IS_OUT | cs_flags) ||
  187. gpio_request_by_name(dev, "gpio-sck", 0, &plat->sclk,
  188. GPIOD_IS_OUT | clk_flags))
  189. return -EINVAL;
  190. ret = gpio_request_by_name(dev, "gpio-mosi", 0, &plat->mosi,
  191. GPIOD_IS_OUT | GPIOD_IS_OUT_ACTIVE);
  192. if (ret)
  193. plat->flags |= SPI_MASTER_NO_TX;
  194. ret = gpio_request_by_name(dev, "gpio-miso", 0, &plat->miso,
  195. GPIOD_IS_IN);
  196. if (ret)
  197. plat->flags |= SPI_MASTER_NO_RX;
  198. if ((plat->flags & (SPI_MASTER_NO_RX | SPI_MASTER_NO_TX)) ==
  199. (SPI_MASTER_NO_RX | SPI_MASTER_NO_TX))
  200. return -EINVAL;
  201. return 0;
  202. }
  203. static const struct udevice_id soft_spi_ids[] = {
  204. { .compatible = "spi-gpio" },
  205. { }
  206. };
  207. U_BOOT_DRIVER(soft_spi) = {
  208. .name = "soft_spi",
  209. .id = UCLASS_SPI,
  210. .of_match = soft_spi_ids,
  211. .ops = &soft_spi_ops,
  212. .ofdata_to_platdata = soft_spi_ofdata_to_platdata,
  213. .platdata_auto_alloc_size = sizeof(struct soft_spi_platdata),
  214. .priv_auto_alloc_size = sizeof(struct soft_spi_priv),
  215. .probe = soft_spi_probe,
  216. };