serial_bcm283x_mu.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185
  1. /*
  2. * (C) Copyright 2016 Stephen Warren <swarren@wwwdotorg.org>
  3. *
  4. * Derived from pl01x code:
  5. *
  6. * (C) Copyright 2000
  7. * Rob Taylor, Flying Pig Systems. robt@flyingpig.com.
  8. *
  9. * (C) Copyright 2004
  10. * ARM Ltd.
  11. * Philippe Robin, <philippe.robin@arm.com>
  12. *
  13. * SPDX-License-Identifier: GPL-2.0+
  14. */
  15. /* Simple U-Boot driver for the BCM283x mini UART */
  16. #include <common.h>
  17. #include <dm.h>
  18. #include <errno.h>
  19. #include <watchdog.h>
  20. #include <asm/io.h>
  21. #include <serial.h>
  22. #include <dm/platform_data/serial_bcm283x_mu.h>
  23. #include <linux/compiler.h>
  24. #include <fdtdec.h>
  25. DECLARE_GLOBAL_DATA_PTR;
  26. struct bcm283x_mu_regs {
  27. u32 io;
  28. u32 iir;
  29. u32 ier;
  30. u32 lcr;
  31. u32 mcr;
  32. u32 lsr;
  33. u32 msr;
  34. u32 scratch;
  35. u32 cntl;
  36. u32 stat;
  37. u32 baud;
  38. };
  39. #define BCM283X_MU_LCR_DATA_SIZE_8 3
  40. #define BCM283X_MU_LSR_TX_IDLE BIT(6)
  41. /* This actually means not full, but is named not empty in the docs */
  42. #define BCM283X_MU_LSR_TX_EMPTY BIT(5)
  43. #define BCM283X_MU_LSR_RX_READY BIT(0)
  44. struct bcm283x_mu_priv {
  45. struct bcm283x_mu_regs *regs;
  46. };
  47. static int bcm283x_mu_serial_setbrg(struct udevice *dev, int baudrate)
  48. {
  49. struct bcm283x_mu_serial_platdata *plat = dev_get_platdata(dev);
  50. struct bcm283x_mu_priv *priv = dev_get_priv(dev);
  51. struct bcm283x_mu_regs *regs = priv->regs;
  52. u32 divider;
  53. if (plat->disabled || plat->skip_init)
  54. return 0;
  55. divider = plat->clock / (baudrate * 8);
  56. writel(BCM283X_MU_LCR_DATA_SIZE_8, &regs->lcr);
  57. writel(divider - 1, &regs->baud);
  58. return 0;
  59. }
  60. static int bcm283x_mu_serial_probe(struct udevice *dev)
  61. {
  62. struct bcm283x_mu_serial_platdata *plat = dev_get_platdata(dev);
  63. struct bcm283x_mu_priv *priv = dev_get_priv(dev);
  64. if (plat->disabled)
  65. return -ENODEV;
  66. priv->regs = (struct bcm283x_mu_regs *)plat->base;
  67. return 0;
  68. }
  69. static int bcm283x_mu_serial_getc(struct udevice *dev)
  70. {
  71. struct bcm283x_mu_serial_platdata *plat = dev_get_platdata(dev);
  72. struct bcm283x_mu_priv *priv = dev_get_priv(dev);
  73. struct bcm283x_mu_regs *regs = priv->regs;
  74. u32 data;
  75. if (plat->disabled)
  76. return -EAGAIN;
  77. /* Wait until there is data in the FIFO */
  78. if (!(readl(&regs->lsr) & BCM283X_MU_LSR_RX_READY))
  79. return -EAGAIN;
  80. data = readl(&regs->io);
  81. return (int)data;
  82. }
  83. static int bcm283x_mu_serial_putc(struct udevice *dev, const char data)
  84. {
  85. struct bcm283x_mu_serial_platdata *plat = dev_get_platdata(dev);
  86. struct bcm283x_mu_priv *priv = dev_get_priv(dev);
  87. struct bcm283x_mu_regs *regs = priv->regs;
  88. if (plat->disabled)
  89. return 0;
  90. /* Wait until there is space in the FIFO */
  91. if (!(readl(&regs->lsr) & BCM283X_MU_LSR_TX_EMPTY))
  92. return -EAGAIN;
  93. /* Send the character */
  94. writel(data, &regs->io);
  95. return 0;
  96. }
  97. static int bcm283x_mu_serial_pending(struct udevice *dev, bool input)
  98. {
  99. struct bcm283x_mu_serial_platdata *plat = dev_get_platdata(dev);
  100. struct bcm283x_mu_priv *priv = dev_get_priv(dev);
  101. struct bcm283x_mu_regs *regs = priv->regs;
  102. unsigned int lsr;
  103. if (plat->disabled)
  104. return 0;
  105. lsr = readl(&regs->lsr);
  106. if (input) {
  107. WATCHDOG_RESET();
  108. return (lsr & BCM283X_MU_LSR_RX_READY) ? 1 : 0;
  109. } else {
  110. return (lsr & BCM283X_MU_LSR_TX_IDLE) ? 0 : 1;
  111. }
  112. }
  113. static const struct dm_serial_ops bcm283x_mu_serial_ops = {
  114. .putc = bcm283x_mu_serial_putc,
  115. .pending = bcm283x_mu_serial_pending,
  116. .getc = bcm283x_mu_serial_getc,
  117. .setbrg = bcm283x_mu_serial_setbrg,
  118. };
  119. #if CONFIG_IS_ENABLED(OF_CONTROL)
  120. static const struct udevice_id bcm283x_mu_serial_id[] = {
  121. {.compatible = "brcm,bcm2835-aux-uart"},
  122. {}
  123. };
  124. static int bcm283x_mu_serial_ofdata_to_platdata(struct udevice *dev)
  125. {
  126. struct bcm283x_mu_serial_platdata *plat = dev_get_platdata(dev);
  127. fdt_addr_t addr;
  128. addr = dev_get_addr(dev);
  129. if (addr == FDT_ADDR_T_NONE)
  130. return -EINVAL;
  131. plat->base = addr;
  132. plat->clock = fdtdec_get_int(gd->fdt_blob, dev->of_offset, "clock", 1);
  133. plat->skip_init = fdtdec_get_bool(gd->fdt_blob, dev->of_offset,
  134. "skip-init");
  135. plat->disabled = false;
  136. return 0;
  137. }
  138. #endif
  139. U_BOOT_DRIVER(serial_bcm283x_mu) = {
  140. .name = "serial_bcm283x_mu",
  141. .id = UCLASS_SERIAL,
  142. .of_match = of_match_ptr(bcm283x_mu_serial_id),
  143. .ofdata_to_platdata = of_match_ptr(bcm283x_mu_serial_ofdata_to_platdata),
  144. .platdata_auto_alloc_size = sizeof(struct bcm283x_mu_serial_platdata),
  145. .probe = bcm283x_mu_serial_probe,
  146. .ops = &bcm283x_mu_serial_ops,
  147. .flags = DM_FLAG_PRE_RELOC,
  148. .priv_auto_alloc_size = sizeof(struct bcm283x_mu_priv),
  149. };