lpc32xx_hsuart.c 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114
  1. /*
  2. * Copyright (C) 2011-2015 Vladimir Zapolskiy <vz@mleia.com>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include <common.h>
  7. #include <dm.h>
  8. #include <serial.h>
  9. #include <dm/platform_data/lpc32xx_hsuart.h>
  10. #include <asm/arch/uart.h>
  11. #include <linux/compiler.h>
  12. DECLARE_GLOBAL_DATA_PTR;
  13. struct lpc32xx_hsuart_priv {
  14. struct hsuart_regs *hsuart;
  15. };
  16. static int lpc32xx_serial_setbrg(struct udevice *dev, int baudrate)
  17. {
  18. struct lpc32xx_hsuart_priv *priv = dev_get_priv(dev);
  19. struct hsuart_regs *hsuart = priv->hsuart;
  20. u32 div;
  21. /* UART rate = PERIPH_CLK / ((HSU_RATE + 1) x 14) */
  22. div = (get_serial_clock() / 14 + baudrate / 2) / baudrate - 1;
  23. if (div > 255)
  24. div = 255;
  25. writel(div, &hsuart->rate);
  26. return 0;
  27. }
  28. static int lpc32xx_serial_getc(struct udevice *dev)
  29. {
  30. struct lpc32xx_hsuart_priv *priv = dev_get_priv(dev);
  31. struct hsuart_regs *hsuart = priv->hsuart;
  32. if (!(readl(&hsuart->level) & HSUART_LEVEL_RX))
  33. return -EAGAIN;
  34. return readl(&hsuart->rx) & HSUART_RX_DATA;
  35. }
  36. static int lpc32xx_serial_putc(struct udevice *dev, const char c)
  37. {
  38. struct lpc32xx_hsuart_priv *priv = dev_get_priv(dev);
  39. struct hsuart_regs *hsuart = priv->hsuart;
  40. /* Wait for empty FIFO */
  41. if (readl(&hsuart->level) & HSUART_LEVEL_TX)
  42. return -EAGAIN;
  43. writel(c, &hsuart->tx);
  44. return 0;
  45. }
  46. static int lpc32xx_serial_pending(struct udevice *dev, bool input)
  47. {
  48. struct lpc32xx_hsuart_priv *priv = dev_get_priv(dev);
  49. struct hsuart_regs *hsuart = priv->hsuart;
  50. if (input) {
  51. if (readl(&hsuart->level) & HSUART_LEVEL_RX)
  52. return 1;
  53. } else {
  54. if (readl(&hsuart->level) & HSUART_LEVEL_TX)
  55. return 1;
  56. }
  57. return 0;
  58. }
  59. static int lpc32xx_serial_init(struct hsuart_regs *hsuart)
  60. {
  61. /* Disable hardware RTS and CTS flow control, set up RX and TX FIFO */
  62. writel(HSUART_CTRL_TMO_16 | HSUART_CTRL_HSU_OFFSET(20) |
  63. HSUART_CTRL_HSU_RX_TRIG_32 | HSUART_CTRL_HSU_TX_TRIG_0,
  64. &hsuart->ctrl);
  65. return 0;
  66. }
  67. static int lpc32xx_hsuart_probe(struct udevice *dev)
  68. {
  69. struct lpc32xx_hsuart_platdata *platdata = dev_get_platdata(dev);
  70. struct lpc32xx_hsuart_priv *priv = dev_get_priv(dev);
  71. priv->hsuart = (struct hsuart_regs *)platdata->base;
  72. lpc32xx_serial_init(priv->hsuart);
  73. return 0;
  74. }
  75. static const struct dm_serial_ops lpc32xx_hsuart_ops = {
  76. .setbrg = lpc32xx_serial_setbrg,
  77. .getc = lpc32xx_serial_getc,
  78. .putc = lpc32xx_serial_putc,
  79. .pending = lpc32xx_serial_pending,
  80. };
  81. U_BOOT_DRIVER(lpc32xx_hsuart) = {
  82. .name = "lpc32xx_hsuart",
  83. .id = UCLASS_SERIAL,
  84. .probe = lpc32xx_hsuart_probe,
  85. .ops = &lpc32xx_hsuart_ops,
  86. .priv_auto_alloc_size = sizeof(struct lpc32xx_hsuart_priv),
  87. .flags = DM_FLAG_PRE_RELOC,
  88. };