mpc5xxx.c 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128
  1. /*
  2. * (C) Copyright 2004
  3. * Reinhard Meyer, EMK Elektronik GmbH
  4. * r.meyer@emk-elektronik.de
  5. * www.emk-elektronik.de
  6. *
  7. * SPDX-License-Identifier: GPL-2.0+
  8. */
  9. /*****************************************************************************
  10. * Date & Time support for internal RTC of MPC52xx
  11. *****************************************************************************/
  12. /*#define DEBUG*/
  13. #include <common.h>
  14. #include <command.h>
  15. #include <rtc.h>
  16. #if defined(CONFIG_CMD_DATE)
  17. /*****************************************************************************
  18. * this structure should be defined in mpc5200.h ...
  19. *****************************************************************************/
  20. typedef struct rtc5200 {
  21. volatile ulong tsr; /* MBAR+0x800: time set register */
  22. volatile ulong dsr; /* MBAR+0x804: data set register */
  23. volatile ulong nysr; /* MBAR+0x808: new year and stopwatch register */
  24. volatile ulong aier; /* MBAR+0x80C: alarm and interrupt enable register */
  25. volatile ulong ctr; /* MBAR+0x810: current time register */
  26. volatile ulong cdr; /* MBAR+0x814: current data register */
  27. volatile ulong asir; /* MBAR+0x818: alarm and stopwatch interrupt register */
  28. volatile ulong piber; /* MBAR+0x81C: periodic interrupt and bus error register */
  29. volatile ulong trdr; /* MBAR+0x820: test register/divides register */
  30. } RTC5200;
  31. #define RTC_SET 0x02000000
  32. #define RTC_PAUSE 0x01000000
  33. /*****************************************************************************
  34. * get time
  35. *****************************************************************************/
  36. int rtc_get (struct rtc_time *tmp)
  37. {
  38. RTC5200 *rtc = (RTC5200 *) (CONFIG_SYS_MBAR+0x800);
  39. ulong time, date, time2;
  40. /* read twice to avoid getting a funny time when the second is just changing */
  41. do {
  42. time = rtc->ctr;
  43. date = rtc->cdr;
  44. time2 = rtc->ctr;
  45. } while (time != time2);
  46. tmp->tm_year = date & 0xfff;
  47. tmp->tm_mon = (date >> 24) & 0xf;
  48. tmp->tm_mday = (date >> 16) & 0x1f;
  49. tmp->tm_wday = (date >> 21) & 7;
  50. /* sunday is 7 in 5200 but 0 in rtc_time */
  51. if (tmp->tm_wday == 7)
  52. tmp->tm_wday = 0;
  53. tmp->tm_hour = (time >> 16) & 0x1f;
  54. tmp->tm_min = (time >> 8) & 0x3f;
  55. tmp->tm_sec = time & 0x3f;
  56. debug ( "Get DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d\n",
  57. tmp->tm_year, tmp->tm_mon, tmp->tm_mday, tmp->tm_wday,
  58. tmp->tm_hour, tmp->tm_min, tmp->tm_sec);
  59. return 0;
  60. }
  61. /*****************************************************************************
  62. * set time
  63. *****************************************************************************/
  64. int rtc_set (struct rtc_time *tmp)
  65. {
  66. RTC5200 *rtc = (RTC5200 *) (CONFIG_SYS_MBAR+0x800);
  67. ulong time, date, year;
  68. debug ( "Set DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d\n",
  69. tmp->tm_year, tmp->tm_mon, tmp->tm_mday, tmp->tm_wday,
  70. tmp->tm_hour, tmp->tm_min, tmp->tm_sec);
  71. time = (tmp->tm_hour << 16) | (tmp->tm_min << 8) | tmp->tm_sec;
  72. date = (tmp->tm_mon << 16) | tmp->tm_mday;
  73. if (tmp->tm_wday == 0)
  74. date |= (7 << 8);
  75. else
  76. date |= (tmp->tm_wday << 8);
  77. year = tmp->tm_year;
  78. /* mask unwanted bits that might show up when rtc_time is corrupt */
  79. time &= 0x001f3f3f;
  80. date &= 0x001f071f;
  81. year &= 0x00000fff;
  82. /* pause and set the RTC */
  83. rtc->nysr = year;
  84. rtc->dsr = date | RTC_PAUSE;
  85. udelay (1000);
  86. rtc->dsr = date | RTC_PAUSE | RTC_SET;
  87. udelay (1000);
  88. rtc->dsr = date | RTC_PAUSE;
  89. udelay (1000);
  90. rtc->dsr = date;
  91. udelay (1000);
  92. rtc->tsr = time | RTC_PAUSE;
  93. udelay (1000);
  94. rtc->tsr = time | RTC_PAUSE | RTC_SET;
  95. udelay (1000);
  96. rtc->tsr = time | RTC_PAUSE;
  97. udelay (1000);
  98. rtc->tsr = time;
  99. udelay (1000);
  100. return 0;
  101. }
  102. /*****************************************************************************
  103. * reset rtc circuit
  104. *****************************************************************************/
  105. void rtc_reset (void)
  106. {
  107. return; /* nothing to do */
  108. }
  109. #endif