et1011c.c 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. /*
  2. * ET1011C PHY driver
  3. *
  4. * Derived from Linux kernel driver by Chaithrika U S
  5. * Copyright (C) 2013, Texas Instruments, Incorporated - http://www.ti.com/
  6. *
  7. * SPDX-License-Identifier: GPL-2.0+
  8. */
  9. #include <config.h>
  10. #include <phy.h>
  11. #define ET1011C_CONFIG_REG (0x16)
  12. #define ET1011C_TX_FIFO_MASK (0x3 << 12)
  13. #define ET1011C_TX_FIFO_DEPTH_8 (0x0 << 12)
  14. #define ET1011C_TX_FIFO_DEPTH_16 (0x1 << 12)
  15. #define ET1011C_INTERFACE_MASK (0x7 << 0)
  16. #define ET1011C_GMII_INTERFACE (0x2 << 0)
  17. #define ET1011C_SYS_CLK_EN (0x1 << 4)
  18. #define ET1011C_TX_CLK_EN (0x1 << 5)
  19. #define ET1011C_STATUS_REG (0x1A)
  20. #define ET1011C_DUPLEX_STATUS (0x1 << 7)
  21. #define ET1011C_SPEED_MASK (0x3 << 8)
  22. #define ET1011C_SPEED_1000 (0x2 << 8)
  23. #define ET1011C_SPEED_100 (0x1 << 8)
  24. #define ET1011C_SPEED_10 (0x0 << 8)
  25. static int et1011c_config(struct phy_device *phydev)
  26. {
  27. int ctl = 0;
  28. ctl = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMCR);
  29. if (ctl < 0)
  30. return ctl;
  31. ctl &= ~(BMCR_FULLDPLX | BMCR_SPEED100 | BMCR_SPEED1000 |
  32. BMCR_ANENABLE);
  33. /* First clear the PHY */
  34. phy_write(phydev, MDIO_DEVAD_NONE, MII_BMCR, ctl | BMCR_RESET);
  35. return genphy_config_aneg(phydev);
  36. }
  37. static int et1011c_parse_status(struct phy_device *phydev)
  38. {
  39. int mii_reg;
  40. int speed;
  41. mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, ET1011C_STATUS_REG);
  42. if (mii_reg & ET1011C_DUPLEX_STATUS)
  43. phydev->duplex = DUPLEX_FULL;
  44. else
  45. phydev->duplex = DUPLEX_HALF;
  46. speed = mii_reg & ET1011C_SPEED_MASK;
  47. switch (speed) {
  48. case ET1011C_SPEED_1000:
  49. phydev->speed = SPEED_1000;
  50. mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, ET1011C_CONFIG_REG);
  51. mii_reg &= ~ET1011C_TX_FIFO_MASK;
  52. phy_write(phydev, MDIO_DEVAD_NONE, ET1011C_CONFIG_REG,
  53. mii_reg |
  54. ET1011C_GMII_INTERFACE |
  55. ET1011C_SYS_CLK_EN |
  56. #ifdef CONFIG_PHY_ET1011C_TX_CLK_FIX
  57. ET1011C_TX_CLK_EN |
  58. #endif
  59. ET1011C_TX_FIFO_DEPTH_16);
  60. break;
  61. case ET1011C_SPEED_100:
  62. phydev->speed = SPEED_100;
  63. break;
  64. case ET1011C_SPEED_10:
  65. phydev->speed = SPEED_10;
  66. break;
  67. }
  68. return 0;
  69. }
  70. static int et1011c_startup(struct phy_device *phydev)
  71. {
  72. int ret;
  73. ret = genphy_update_link(phydev);
  74. if (ret)
  75. return ret;
  76. return et1011c_parse_status(phydev);
  77. }
  78. static struct phy_driver et1011c_driver = {
  79. .name = "ET1011C",
  80. .uid = 0x0282f014,
  81. .mask = 0xfffffff0,
  82. .features = PHY_GBIT_FEATURES,
  83. .config = &et1011c_config,
  84. .startup = &et1011c_startup,
  85. };
  86. int phy_et1011c_init(void)
  87. {
  88. phy_register(&et1011c_driver);
  89. return 0;
  90. }