qos.c 47 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312
  1. /*
  2. * board/renesas/porter/qos.c
  3. *
  4. * Copyright (C) 2015 Renesas Electronics Corporation
  5. * Copyright (C) 2015 Cogent Embedded, Inc.
  6. *
  7. * SPDX-License-Identifier: GPL-2.0
  8. *
  9. */
  10. #include <common.h>
  11. #include <asm/processor.h>
  12. #include <asm/mach-types.h>
  13. #include <asm/io.h>
  14. #include <asm/arch/rmobile.h>
  15. /* QoS version 0.240 for ES1 and version 0.334 for ES2 */
  16. #if defined(CONFIG_ARCH_RMOBILE_EXTRAM_BOOT)
  17. enum {
  18. DBSC3_00, DBSC3_01, DBSC3_02, DBSC3_03, DBSC3_04,
  19. DBSC3_05, DBSC3_06, DBSC3_07, DBSC3_08, DBSC3_09,
  20. DBSC3_10, DBSC3_11, DBSC3_12, DBSC3_13, DBSC3_14,
  21. DBSC3_15,
  22. DBSC3_NR,
  23. };
  24. static u32 dbsc3_0_r_qos_addr[DBSC3_NR] = {
  25. [DBSC3_00] = DBSC3_0_QOS_R0_BASE,
  26. [DBSC3_01] = DBSC3_0_QOS_R1_BASE,
  27. [DBSC3_02] = DBSC3_0_QOS_R2_BASE,
  28. [DBSC3_03] = DBSC3_0_QOS_R3_BASE,
  29. [DBSC3_04] = DBSC3_0_QOS_R4_BASE,
  30. [DBSC3_05] = DBSC3_0_QOS_R5_BASE,
  31. [DBSC3_06] = DBSC3_0_QOS_R6_BASE,
  32. [DBSC3_07] = DBSC3_0_QOS_R7_BASE,
  33. [DBSC3_08] = DBSC3_0_QOS_R8_BASE,
  34. [DBSC3_09] = DBSC3_0_QOS_R9_BASE,
  35. [DBSC3_10] = DBSC3_0_QOS_R10_BASE,
  36. [DBSC3_11] = DBSC3_0_QOS_R11_BASE,
  37. [DBSC3_12] = DBSC3_0_QOS_R12_BASE,
  38. [DBSC3_13] = DBSC3_0_QOS_R13_BASE,
  39. [DBSC3_14] = DBSC3_0_QOS_R14_BASE,
  40. [DBSC3_15] = DBSC3_0_QOS_R15_BASE,
  41. };
  42. static u32 dbsc3_0_w_qos_addr[DBSC3_NR] = {
  43. [DBSC3_00] = DBSC3_0_QOS_W0_BASE,
  44. [DBSC3_01] = DBSC3_0_QOS_W1_BASE,
  45. [DBSC3_02] = DBSC3_0_QOS_W2_BASE,
  46. [DBSC3_03] = DBSC3_0_QOS_W3_BASE,
  47. [DBSC3_04] = DBSC3_0_QOS_W4_BASE,
  48. [DBSC3_05] = DBSC3_0_QOS_W5_BASE,
  49. [DBSC3_06] = DBSC3_0_QOS_W6_BASE,
  50. [DBSC3_07] = DBSC3_0_QOS_W7_BASE,
  51. [DBSC3_08] = DBSC3_0_QOS_W8_BASE,
  52. [DBSC3_09] = DBSC3_0_QOS_W9_BASE,
  53. [DBSC3_10] = DBSC3_0_QOS_W10_BASE,
  54. [DBSC3_11] = DBSC3_0_QOS_W11_BASE,
  55. [DBSC3_12] = DBSC3_0_QOS_W12_BASE,
  56. [DBSC3_13] = DBSC3_0_QOS_W13_BASE,
  57. [DBSC3_14] = DBSC3_0_QOS_W14_BASE,
  58. [DBSC3_15] = DBSC3_0_QOS_W15_BASE,
  59. };
  60. static u32 dbsc3_1_r_qos_addr[DBSC3_NR] = {
  61. [DBSC3_00] = DBSC3_1_QOS_R0_BASE,
  62. [DBSC3_01] = DBSC3_1_QOS_R1_BASE,
  63. [DBSC3_02] = DBSC3_1_QOS_R2_BASE,
  64. [DBSC3_03] = DBSC3_1_QOS_R3_BASE,
  65. [DBSC3_04] = DBSC3_1_QOS_R4_BASE,
  66. [DBSC3_05] = DBSC3_1_QOS_R5_BASE,
  67. [DBSC3_06] = DBSC3_1_QOS_R6_BASE,
  68. [DBSC3_07] = DBSC3_1_QOS_R7_BASE,
  69. [DBSC3_08] = DBSC3_1_QOS_R8_BASE,
  70. [DBSC3_09] = DBSC3_1_QOS_R9_BASE,
  71. [DBSC3_10] = DBSC3_1_QOS_R10_BASE,
  72. [DBSC3_11] = DBSC3_1_QOS_R11_BASE,
  73. [DBSC3_12] = DBSC3_1_QOS_R12_BASE,
  74. [DBSC3_13] = DBSC3_1_QOS_R13_BASE,
  75. [DBSC3_14] = DBSC3_1_QOS_R14_BASE,
  76. [DBSC3_15] = DBSC3_1_QOS_R15_BASE,
  77. };
  78. static u32 dbsc3_1_w_qos_addr[DBSC3_NR] = {
  79. [DBSC3_00] = DBSC3_1_QOS_W0_BASE,
  80. [DBSC3_01] = DBSC3_1_QOS_W1_BASE,
  81. [DBSC3_02] = DBSC3_1_QOS_W2_BASE,
  82. [DBSC3_03] = DBSC3_1_QOS_W3_BASE,
  83. [DBSC3_04] = DBSC3_1_QOS_W4_BASE,
  84. [DBSC3_05] = DBSC3_1_QOS_W5_BASE,
  85. [DBSC3_06] = DBSC3_1_QOS_W6_BASE,
  86. [DBSC3_07] = DBSC3_1_QOS_W7_BASE,
  87. [DBSC3_08] = DBSC3_1_QOS_W8_BASE,
  88. [DBSC3_09] = DBSC3_1_QOS_W9_BASE,
  89. [DBSC3_10] = DBSC3_1_QOS_W10_BASE,
  90. [DBSC3_11] = DBSC3_1_QOS_W11_BASE,
  91. [DBSC3_12] = DBSC3_1_QOS_W12_BASE,
  92. [DBSC3_13] = DBSC3_1_QOS_W13_BASE,
  93. [DBSC3_14] = DBSC3_1_QOS_W14_BASE,
  94. [DBSC3_15] = DBSC3_1_QOS_W15_BASE,
  95. };
  96. void qos_init(void)
  97. {
  98. int i;
  99. struct rcar_s3c *s3c;
  100. struct rcar_s3c_qos *s3c_qos;
  101. struct rcar_dbsc3_qos *qos_addr;
  102. struct rcar_mxi *mxi;
  103. struct rcar_mxi_qos *mxi_qos;
  104. struct rcar_axi_qos *axi_qos;
  105. /* DBSC DBADJ2 */
  106. writel(0x20042004, DBSC3_0_DBADJ2);
  107. writel(0x20042004, DBSC3_1_DBADJ2);
  108. /* S3C -QoS */
  109. s3c = (struct rcar_s3c *)S3C_BASE;
  110. if (IS_R8A7791_ES2()) {
  111. /* Linear All mode */
  112. /* writel(0x00000000, &s3c->s3cadsplcr); */
  113. /* Linear Linear 0x7000 to 0x7800 mode */
  114. writel(0x00BF1B0C, &s3c->s3cadsplcr);
  115. /* Split Linear 0x6800 t 0x7000 mode */
  116. /* writel(0x00DF1B0C, &s3c->s3cadsplcr); */
  117. /* Ssplit All mode */
  118. /* writel(0x00FF1B0C, &s3c->s3cadsplcr); */
  119. writel(0x1F0B0908, &s3c->s3crorr);
  120. writel(0x1F0C0A08, &s3c->s3cworr);
  121. } else {
  122. writel(0x00FF1B1D, &s3c->s3cadsplcr);
  123. writel(0x1F0D0C0C, &s3c->s3crorr);
  124. writel(0x1F0D0C0A, &s3c->s3cworr);
  125. }
  126. /* QoS Control Registers */
  127. s3c_qos = (struct rcar_s3c_qos *)S3C_QOS_CCI0_BASE;
  128. writel(0x00890089, &s3c_qos->s3cqos0);
  129. writel(0x20960010, &s3c_qos->s3cqos1);
  130. writel(0x20302030, &s3c_qos->s3cqos2);
  131. writel(0x20AA2200, &s3c_qos->s3cqos3);
  132. writel(0x00002032, &s3c_qos->s3cqos4);
  133. writel(0x20960010, &s3c_qos->s3cqos5);
  134. writel(0x20302030, &s3c_qos->s3cqos6);
  135. writel(0x20AA2200, &s3c_qos->s3cqos7);
  136. writel(0x00002032, &s3c_qos->s3cqos8);
  137. s3c_qos = (struct rcar_s3c_qos *)S3C_QOS_CCI1_BASE;
  138. writel(0x00890089, &s3c_qos->s3cqos0);
  139. writel(0x20960010, &s3c_qos->s3cqos1);
  140. writel(0x20302030, &s3c_qos->s3cqos2);
  141. writel(0x20AA2200, &s3c_qos->s3cqos3);
  142. writel(0x00002032, &s3c_qos->s3cqos4);
  143. writel(0x20960010, &s3c_qos->s3cqos5);
  144. writel(0x20302030, &s3c_qos->s3cqos6);
  145. writel(0x20AA2200, &s3c_qos->s3cqos7);
  146. writel(0x00002032, &s3c_qos->s3cqos8);
  147. s3c_qos = (struct rcar_s3c_qos *)S3C_QOS_MXI_BASE;
  148. writel(0x00820082, &s3c_qos->s3cqos0);
  149. writel(0x20960020, &s3c_qos->s3cqos1);
  150. writel(0x20302030, &s3c_qos->s3cqos2);
  151. writel(0x20AA20DC, &s3c_qos->s3cqos3);
  152. writel(0x00002032, &s3c_qos->s3cqos4);
  153. writel(0x20960020, &s3c_qos->s3cqos5);
  154. writel(0x20302030, &s3c_qos->s3cqos6);
  155. writel(0x20AA20DC, &s3c_qos->s3cqos7);
  156. writel(0x00002032, &s3c_qos->s3cqos8);
  157. s3c_qos = (struct rcar_s3c_qos *)S3C_QOS_AXI_BASE;
  158. writel(0x00820082, &s3c_qos->s3cqos0);
  159. writel(0x20960020, &s3c_qos->s3cqos1);
  160. writel(0x20302030, &s3c_qos->s3cqos2);
  161. writel(0x20AA20FA, &s3c_qos->s3cqos3);
  162. writel(0x00002032, &s3c_qos->s3cqos4);
  163. writel(0x20960020, &s3c_qos->s3cqos5);
  164. writel(0x20302030, &s3c_qos->s3cqos6);
  165. writel(0x20AA20FA, &s3c_qos->s3cqos7);
  166. writel(0x00002032, &s3c_qos->s3cqos8);
  167. /* DBSC -QoS */
  168. /* DBSC0 - Read */
  169. for (i = DBSC3_00; i < DBSC3_NR; i++) {
  170. qos_addr = (struct rcar_dbsc3_qos *)dbsc3_0_r_qos_addr[i];
  171. writel(0x00000002, &qos_addr->dblgcnt);
  172. writel(0x00002096, &qos_addr->dbtmval0);
  173. writel(0x00002064, &qos_addr->dbtmval1);
  174. writel(0x00002032, &qos_addr->dbtmval2);
  175. writel(0x00001FB0, &qos_addr->dbtmval3);
  176. writel(0x00000001, &qos_addr->dbrqctr);
  177. writel(0x00002078, &qos_addr->dbthres0);
  178. writel(0x0000204B, &qos_addr->dbthres1);
  179. writel(0x0000201E, &qos_addr->dbthres2);
  180. writel(0x00000001, &qos_addr->dblgqon);
  181. }
  182. /* DBSC0 - Write */
  183. for (i = DBSC3_00; i < DBSC3_NR; i++) {
  184. qos_addr = (struct rcar_dbsc3_qos *)dbsc3_0_w_qos_addr[i];
  185. writel(0x00000002, &qos_addr->dblgcnt);
  186. writel(0x00002096, &qos_addr->dbtmval0);
  187. writel(0x00002064, &qos_addr->dbtmval1);
  188. writel(0x00002050, &qos_addr->dbtmval2);
  189. writel(0x0000203A, &qos_addr->dbtmval3);
  190. writel(0x00000001, &qos_addr->dbrqctr);
  191. writel(0x00002078, &qos_addr->dbthres0);
  192. writel(0x0000204B, &qos_addr->dbthres1);
  193. writel(0x0000203C, &qos_addr->dbthres2);
  194. writel(0x00000001, &qos_addr->dblgqon);
  195. }
  196. /* DBSC1 - Read */
  197. for (i = DBSC3_00; i < DBSC3_NR; i++) {
  198. qos_addr = (struct rcar_dbsc3_qos *)dbsc3_1_r_qos_addr[i];
  199. writel(0x00000002, &qos_addr->dblgcnt);
  200. writel(0x00002096, &qos_addr->dbtmval0);
  201. writel(0x00002064, &qos_addr->dbtmval1);
  202. writel(0x00002032, &qos_addr->dbtmval2);
  203. writel(0x00001FB0, &qos_addr->dbtmval3);
  204. writel(0x00000001, &qos_addr->dbrqctr);
  205. writel(0x00002078, &qos_addr->dbthres0);
  206. writel(0x0000204B, &qos_addr->dbthres1);
  207. writel(0x0000201E, &qos_addr->dbthres2);
  208. writel(0x00000001, &qos_addr->dblgqon);
  209. }
  210. /* DBSC1 - Write */
  211. for (i = DBSC3_00; i < DBSC3_NR; i++) {
  212. qos_addr = (struct rcar_dbsc3_qos *)dbsc3_1_w_qos_addr[i];
  213. writel(0x00000002, &qos_addr->dblgcnt);
  214. writel(0x00002096, &qos_addr->dbtmval0);
  215. writel(0x00002064, &qos_addr->dbtmval1);
  216. writel(0x00002050, &qos_addr->dbtmval2);
  217. writel(0x0000203A, &qos_addr->dbtmval3);
  218. writel(0x00000001, &qos_addr->dbrqctr);
  219. writel(0x00002078, &qos_addr->dbthres0);
  220. writel(0x0000204B, &qos_addr->dbthres1);
  221. writel(0x0000203C, &qos_addr->dbthres2);
  222. writel(0x00000001, &qos_addr->dblgqon);
  223. }
  224. /* CCI-400 -QoS */
  225. writel(0x20001000, CCI_400_MAXOT_1);
  226. writel(0x20001000, CCI_400_MAXOT_2);
  227. writel(0x0000000C, CCI_400_QOSCNTL_1);
  228. writel(0x0000000C, CCI_400_QOSCNTL_2);
  229. /* MXI -QoS */
  230. /* Transaction Control (MXI) */
  231. mxi = (struct rcar_mxi *)MXI_BASE;
  232. writel(0x00000013, &mxi->mxrtcr);
  233. writel(0x00000013, &mxi->mxwtcr);
  234. /* QoS Control (MXI) */
  235. mxi_qos = (struct rcar_mxi_qos *)MXI_QOS_BASE;
  236. writel(0x0000000C, &mxi_qos->vspdu0);
  237. writel(0x0000000C, &mxi_qos->vspdu1);
  238. writel(0x0000000E, &mxi_qos->du0);
  239. writel(0x0000000D, &mxi_qos->du1);
  240. /* AXI -QoS */
  241. /* Transaction Control (MXI) */
  242. axi_qos = (struct rcar_axi_qos *)SYS_AXI_SYX64TO128_BASE;
  243. writel(0x00000002, &axi_qos->qosconf);
  244. writel(0x00002245, &axi_qos->qosctset0);
  245. writel(0x00002096, &axi_qos->qosctset1);
  246. writel(0x00002030, &axi_qos->qosctset2);
  247. writel(0x00002030, &axi_qos->qosctset3);
  248. writel(0x00000001, &axi_qos->qosreqctr);
  249. writel(0x00002064, &axi_qos->qosthres0);
  250. writel(0x00002004, &axi_qos->qosthres1);
  251. writel(0x00000000, &axi_qos->qosthres2);
  252. writel(0x00000001, &axi_qos->qosqon);
  253. axi_qos = (struct rcar_axi_qos *)SYS_AXI_AVB_BASE;
  254. writel(0x00000000, &axi_qos->qosconf);
  255. writel(0x000020A6, &axi_qos->qosctset0);
  256. writel(0x00000001, &axi_qos->qosreqctr);
  257. writel(0x00002064, &axi_qos->qosthres0);
  258. writel(0x00002004, &axi_qos->qosthres1);
  259. writel(0x00000000, &axi_qos->qosthres2);
  260. writel(0x00000001, &axi_qos->qosqon);
  261. axi_qos = (struct rcar_axi_qos *)SYS_AXI_G2D_BASE;
  262. writel(0x00000000, &axi_qos->qosconf);
  263. writel(0x000020A6, &axi_qos->qosctset0);
  264. writel(0x00000001, &axi_qos->qosreqctr);
  265. writel(0x00002064, &axi_qos->qosthres0);
  266. writel(0x00002004, &axi_qos->qosthres1);
  267. writel(0x00000000, &axi_qos->qosthres2);
  268. writel(0x00000001, &axi_qos->qosqon);
  269. axi_qos = (struct rcar_axi_qos *)SYS_AXI_IMP0_BASE;
  270. writel(0x00000000, &axi_qos->qosconf);
  271. writel(0x00002021, &axi_qos->qosctset0);
  272. writel(0x00000001, &axi_qos->qosreqctr);
  273. writel(0x00002064, &axi_qos->qosthres0);
  274. writel(0x00002004, &axi_qos->qosthres1);
  275. writel(0x00000000, &axi_qos->qosthres2);
  276. writel(0x00000001, &axi_qos->qosqon);
  277. axi_qos = (struct rcar_axi_qos *)SYS_AXI_IMP1_BASE;
  278. writel(0x00000000, &axi_qos->qosconf);
  279. writel(0x00002037, &axi_qos->qosctset0);
  280. writel(0x00000001, &axi_qos->qosreqctr);
  281. writel(0x00002064, &axi_qos->qosthres0);
  282. writel(0x00002004, &axi_qos->qosthres1);
  283. writel(0x00000000, &axi_qos->qosthres2);
  284. writel(0x00000001, &axi_qos->qosqon);
  285. axi_qos = (struct rcar_axi_qos *)SYS_AXI_IMUX0_BASE;
  286. writel(0x00000002, &axi_qos->qosconf);
  287. writel(0x00002245, &axi_qos->qosctset0);
  288. writel(0x00002096, &axi_qos->qosctset1);
  289. writel(0x00002030, &axi_qos->qosctset2);
  290. writel(0x00002030, &axi_qos->qosctset3);
  291. writel(0x00000001, &axi_qos->qosreqctr);
  292. writel(0x00002064, &axi_qos->qosthres0);
  293. writel(0x00002004, &axi_qos->qosthres1);
  294. writel(0x00000000, &axi_qos->qosthres2);
  295. writel(0x00000001, &axi_qos->qosqon);
  296. axi_qos = (struct rcar_axi_qos *)SYS_AXI_IMUX1_BASE;
  297. writel(0x00000002, &axi_qos->qosconf);
  298. writel(0x00002245, &axi_qos->qosctset0);
  299. writel(0x00002096, &axi_qos->qosctset1);
  300. writel(0x00002030, &axi_qos->qosctset2);
  301. writel(0x00002030, &axi_qos->qosctset3);
  302. writel(0x00000001, &axi_qos->qosreqctr);
  303. writel(0x00002064, &axi_qos->qosthres0);
  304. writel(0x00002004, &axi_qos->qosthres1);
  305. writel(0x00000000, &axi_qos->qosthres2);
  306. writel(0x00000001, &axi_qos->qosqon);
  307. axi_qos = (struct rcar_axi_qos *)SYS_AXI_IMUX2_BASE;
  308. writel(0x00000002, &axi_qos->qosconf);
  309. writel(0x00002245, &axi_qos->qosctset0);
  310. writel(0x00002096, &axi_qos->qosctset1);
  311. writel(0x00002030, &axi_qos->qosctset2);
  312. writel(0x00002030, &axi_qos->qosctset3);
  313. writel(0x00000001, &axi_qos->qosreqctr);
  314. writel(0x00002064, &axi_qos->qosthres0);
  315. writel(0x00002004, &axi_qos->qosthres1);
  316. writel(0x00000000, &axi_qos->qosthres2);
  317. writel(0x00000001, &axi_qos->qosqon);
  318. axi_qos = (struct rcar_axi_qos *)SYS_AXI_LBS_BASE;
  319. writel(0x00000000, &axi_qos->qosconf);
  320. writel(0x0000214C, &axi_qos->qosctset0);
  321. writel(0x00000001, &axi_qos->qosreqctr);
  322. writel(0x00002064, &axi_qos->qosthres0);
  323. writel(0x00002004, &axi_qos->qosthres1);
  324. writel(0x00000000, &axi_qos->qosthres2);
  325. writel(0x00000001, &axi_qos->qosqon);
  326. axi_qos = (struct rcar_axi_qos *)SYS_AXI_MMUDS_BASE;
  327. writel(0x00000001, &axi_qos->qosconf);
  328. writel(0x00002004, &axi_qos->qosctset0);
  329. writel(0x00002096, &axi_qos->qosctset1);
  330. writel(0x00002030, &axi_qos->qosctset2);
  331. writel(0x00002030, &axi_qos->qosctset3);
  332. writel(0x00000001, &axi_qos->qosreqctr);
  333. writel(0x00002064, &axi_qos->qosthres0);
  334. writel(0x00002004, &axi_qos->qosthres1);
  335. writel(0x00000000, &axi_qos->qosthres2);
  336. writel(0x00000001, &axi_qos->qosqon);
  337. axi_qos = (struct rcar_axi_qos *)SYS_AXI_MMUM_BASE;
  338. writel(0x00000001, &axi_qos->qosconf);
  339. writel(0x00002004, &axi_qos->qosctset0);
  340. writel(0x00002096, &axi_qos->qosctset1);
  341. writel(0x00002030, &axi_qos->qosctset2);
  342. writel(0x00002030, &axi_qos->qosctset3);
  343. writel(0x00000001, &axi_qos->qosreqctr);
  344. writel(0x00002064, &axi_qos->qosthres0);
  345. writel(0x00002004, &axi_qos->qosthres1);
  346. writel(0x00000000, &axi_qos->qosthres2);
  347. writel(0x00000001, &axi_qos->qosqon);
  348. axi_qos = (struct rcar_axi_qos *)SYS_AXI_MMUR_BASE;
  349. writel(0x00000001, &axi_qos->qosconf);
  350. writel(0x00002004, &axi_qos->qosctset0);
  351. writel(0x00002096, &axi_qos->qosctset1);
  352. writel(0x00002030, &axi_qos->qosctset2);
  353. writel(0x00002030, &axi_qos->qosctset3);
  354. writel(0x00000001, &axi_qos->qosreqctr);
  355. writel(0x00002064, &axi_qos->qosthres0);
  356. writel(0x00002004, &axi_qos->qosthres1);
  357. writel(0x00000000, &axi_qos->qosthres2);
  358. writel(0x00000001, &axi_qos->qosqon);
  359. axi_qos = (struct rcar_axi_qos *)SYS_AXI_MMUS0_BASE;
  360. writel(0x00000001, &axi_qos->qosconf);
  361. writel(0x00002004, &axi_qos->qosctset0);
  362. writel(0x00002096, &axi_qos->qosctset1);
  363. writel(0x00002030, &axi_qos->qosctset2);
  364. writel(0x00002030, &axi_qos->qosctset3);
  365. writel(0x00000001, &axi_qos->qosreqctr);
  366. writel(0x00002064, &axi_qos->qosthres0);
  367. writel(0x00002004, &axi_qos->qosthres1);
  368. writel(0x00000000, &axi_qos->qosthres2);
  369. writel(0x00000001, &axi_qos->qosqon);
  370. axi_qos = (struct rcar_axi_qos *)SYS_AXI_MMUS1_BASE;
  371. writel(0x00000001, &axi_qos->qosconf);
  372. writel(0x00002004, &axi_qos->qosctset0);
  373. writel(0x00002096, &axi_qos->qosctset1);
  374. writel(0x00002030, &axi_qos->qosctset2);
  375. writel(0x00002030, &axi_qos->qosctset3);
  376. writel(0x00000001, &axi_qos->qosreqctr);
  377. writel(0x00002064, &axi_qos->qosthres0);
  378. writel(0x00002004, &axi_qos->qosthres1);
  379. writel(0x00000000, &axi_qos->qosthres2);
  380. writel(0x00000001, &axi_qos->qosqon);
  381. axi_qos = (struct rcar_axi_qos *)SYS_AXI_MTSB0_BASE;
  382. writel(0x00000000, &axi_qos->qosconf);
  383. writel(0x00002021, &axi_qos->qosctset0);
  384. writel(0x00000001, &axi_qos->qosreqctr);
  385. writel(0x00002064, &axi_qos->qosthres0);
  386. writel(0x00002004, &axi_qos->qosthres1);
  387. writel(0x00000000, &axi_qos->qosthres2);
  388. writel(0x00000001, &axi_qos->qosqon);
  389. axi_qos = (struct rcar_axi_qos *)SYS_AXI_MTSB1_BASE;
  390. writel(0x00000000, &axi_qos->qosconf);
  391. writel(0x00002021, &axi_qos->qosctset0);
  392. writel(0x00000001, &axi_qos->qosreqctr);
  393. writel(0x00002064, &axi_qos->qosthres0);
  394. writel(0x00002004, &axi_qos->qosthres1);
  395. writel(0x00000000, &axi_qos->qosthres2);
  396. writel(0x00000001, &axi_qos->qosqon);
  397. axi_qos = (struct rcar_axi_qos *)SYS_AXI_PCI_BASE;
  398. writel(0x00000000, &axi_qos->qosconf);
  399. writel(0x0000214C, &axi_qos->qosctset0);
  400. writel(0x00000001, &axi_qos->qosreqctr);
  401. writel(0x00002064, &axi_qos->qosthres0);
  402. writel(0x00002004, &axi_qos->qosthres1);
  403. writel(0x00000000, &axi_qos->qosthres2);
  404. writel(0x00000001, &axi_qos->qosqon);
  405. axi_qos = (struct rcar_axi_qos *)SYS_AXI_RTX_BASE;
  406. writel(0x00000002, &axi_qos->qosconf);
  407. writel(0x00002245, &axi_qos->qosctset0);
  408. writel(0x00002096, &axi_qos->qosctset1);
  409. writel(0x00002030, &axi_qos->qosctset2);
  410. writel(0x00002030, &axi_qos->qosctset3);
  411. writel(0x00000001, &axi_qos->qosreqctr);
  412. writel(0x00002064, &axi_qos->qosthres0);
  413. writel(0x00002004, &axi_qos->qosthres1);
  414. writel(0x00000000, &axi_qos->qosthres2);
  415. writel(0x00000001, &axi_qos->qosqon);
  416. axi_qos = (struct rcar_axi_qos *)SYS_AXI_SDS0_BASE;
  417. writel(0x00000000, &axi_qos->qosconf);
  418. writel(0x000020A6, &axi_qos->qosctset0);
  419. writel(0x00000001, &axi_qos->qosreqctr);
  420. writel(0x00002064, &axi_qos->qosthres0);
  421. writel(0x00002004, &axi_qos->qosthres1);
  422. writel(0x00000000, &axi_qos->qosthres2);
  423. writel(0x00000001, &axi_qos->qosqon);
  424. axi_qos = (struct rcar_axi_qos *)SYS_AXI_SDS1_BASE;
  425. writel(0x00000000, &axi_qos->qosconf);
  426. writel(0x000020A6, &axi_qos->qosctset0);
  427. writel(0x00000001, &axi_qos->qosreqctr);
  428. writel(0x00002064, &axi_qos->qosthres0);
  429. writel(0x00002004, &axi_qos->qosthres1);
  430. writel(0x00000000, &axi_qos->qosthres2);
  431. writel(0x00000001, &axi_qos->qosqon);
  432. axi_qos = (struct rcar_axi_qos *)SYS_AXI_USB20_BASE;
  433. writel(0x00000000, &axi_qos->qosconf);
  434. writel(0x00002053, &axi_qos->qosctset0);
  435. writel(0x00000001, &axi_qos->qosreqctr);
  436. writel(0x00002064, &axi_qos->qosthres0);
  437. writel(0x00002004, &axi_qos->qosthres1);
  438. writel(0x00000000, &axi_qos->qosthres2);
  439. writel(0x00000001, &axi_qos->qosqon);
  440. axi_qos = (struct rcar_axi_qos *)SYS_AXI_USB21_BASE;
  441. writel(0x00000000, &axi_qos->qosconf);
  442. writel(0x00002053, &axi_qos->qosctset0);
  443. writel(0x00000001, &axi_qos->qosreqctr);
  444. writel(0x00002064, &axi_qos->qosthres0);
  445. writel(0x00002004, &axi_qos->qosthres1);
  446. writel(0x00000000, &axi_qos->qosthres2);
  447. writel(0x00000001, &axi_qos->qosqon);
  448. axi_qos = (struct rcar_axi_qos *)SYS_AXI_USB22_BASE;
  449. writel(0x00000000, &axi_qos->qosconf);
  450. writel(0x00002053, &axi_qos->qosctset0);
  451. writel(0x00000001, &axi_qos->qosreqctr);
  452. writel(0x00002064, &axi_qos->qosthres0);
  453. writel(0x00002004, &axi_qos->qosthres1);
  454. writel(0x00000000, &axi_qos->qosthres2);
  455. writel(0x00000001, &axi_qos->qosqon);
  456. axi_qos = (struct rcar_axi_qos *)SYS_AXI_USB30_BASE;
  457. writel(0x00000000, &axi_qos->qosconf);
  458. writel(0x0000214C, &axi_qos->qosctset0);
  459. writel(0x00000001, &axi_qos->qosreqctr);
  460. writel(0x00002064, &axi_qos->qosthres0);
  461. writel(0x00002004, &axi_qos->qosthres1);
  462. writel(0x00000000, &axi_qos->qosthres2);
  463. writel(0x00000001, &axi_qos->qosqon);
  464. axi_qos = (struct rcar_axi_qos *)SYS_AXI_AX2M_BASE;
  465. writel(0x00000002, &axi_qos->qosconf);
  466. writel(0x00002245, &axi_qos->qosctset0);
  467. writel(0x00000001, &axi_qos->qosreqctr);
  468. writel(0x00002064, &axi_qos->qosthres0);
  469. writel(0x00002004, &axi_qos->qosthres1);
  470. writel(0x00000000, &axi_qos->qosthres2);
  471. writel(0x00000001, &axi_qos->qosqon);
  472. axi_qos = (struct rcar_axi_qos *)SYS_AXI_CC50_BASE;
  473. writel(0x00000000, &axi_qos->qosconf);
  474. writel(0x00002029, &axi_qos->qosctset0);
  475. writel(0x00000001, &axi_qos->qosreqctr);
  476. writel(0x00002064, &axi_qos->qosthres0);
  477. writel(0x00002004, &axi_qos->qosthres1);
  478. writel(0x00000000, &axi_qos->qosthres2);
  479. writel(0x00000001, &axi_qos->qosqon);
  480. axi_qos = (struct rcar_axi_qos *)SYS_AXI_CCI_BASE;
  481. writel(0x00000002, &axi_qos->qosconf);
  482. writel(0x00002245, &axi_qos->qosctset0);
  483. writel(0x00000001, &axi_qos->qosreqctr);
  484. writel(0x00002064, &axi_qos->qosthres0);
  485. writel(0x00002004, &axi_qos->qosthres1);
  486. writel(0x00000000, &axi_qos->qosthres2);
  487. writel(0x00000001, &axi_qos->qosqon);
  488. axi_qos = (struct rcar_axi_qos *)SYS_AXI_CS_BASE;
  489. writel(0x00000000, &axi_qos->qosconf);
  490. writel(0x00002053, &axi_qos->qosctset0);
  491. writel(0x00000001, &axi_qos->qosreqctr);
  492. writel(0x00002064, &axi_qos->qosthres0);
  493. writel(0x00002004, &axi_qos->qosthres1);
  494. writel(0x00000000, &axi_qos->qosthres2);
  495. writel(0x00000001, &axi_qos->qosqon);
  496. axi_qos = (struct rcar_axi_qos *)SYS_AXI_DDM_BASE;
  497. writel(0x00000000, &axi_qos->qosconf);
  498. writel(0x000020A6, &axi_qos->qosctset0);
  499. writel(0x00000001, &axi_qos->qosreqctr);
  500. writel(0x00002064, &axi_qos->qosthres0);
  501. writel(0x00002004, &axi_qos->qosthres1);
  502. writel(0x00000000, &axi_qos->qosthres2);
  503. writel(0x00000001, &axi_qos->qosqon);
  504. axi_qos = (struct rcar_axi_qos *)SYS_AXI_ETH_BASE;
  505. writel(0x00000000, &axi_qos->qosconf);
  506. writel(0x00002053, &axi_qos->qosctset0);
  507. writel(0x00000001, &axi_qos->qosreqctr);
  508. writel(0x00002064, &axi_qos->qosthres0);
  509. writel(0x00002004, &axi_qos->qosthres1);
  510. writel(0x00000000, &axi_qos->qosthres2);
  511. writel(0x00000001, &axi_qos->qosqon);
  512. axi_qos = (struct rcar_axi_qos *)SYS_AXI_MPXM_BASE;
  513. writel(0x00000002, &axi_qos->qosconf);
  514. writel(0x00002245, &axi_qos->qosctset0);
  515. writel(0x00000001, &axi_qos->qosreqctr);
  516. writel(0x00002064, &axi_qos->qosthres0);
  517. writel(0x00002004, &axi_qos->qosthres1);
  518. writel(0x00000000, &axi_qos->qosthres2);
  519. writel(0x00000001, &axi_qos->qosqon);
  520. axi_qos = (struct rcar_axi_qos *)SYS_AXI_SAT0_BASE;
  521. writel(0x00000000, &axi_qos->qosconf);
  522. writel(0x00002053, &axi_qos->qosctset0);
  523. writel(0x00000001, &axi_qos->qosreqctr);
  524. writel(0x00002064, &axi_qos->qosthres0);
  525. writel(0x00002004, &axi_qos->qosthres1);
  526. writel(0x00000000, &axi_qos->qosthres2);
  527. writel(0x00000001, &axi_qos->qosqon);
  528. axi_qos = (struct rcar_axi_qos *)SYS_AXI_SAT1_BASE;
  529. writel(0x00000000, &axi_qos->qosconf);
  530. writel(0x00002053, &axi_qos->qosctset0);
  531. writel(0x00000001, &axi_qos->qosreqctr);
  532. writel(0x00002064, &axi_qos->qosthres0);
  533. writel(0x00002004, &axi_qos->qosthres1);
  534. writel(0x00000000, &axi_qos->qosthres2);
  535. writel(0x00000001, &axi_qos->qosqon);
  536. axi_qos = (struct rcar_axi_qos *)SYS_AXI_SDM0_BASE;
  537. writel(0x00000000, &axi_qos->qosconf);
  538. writel(0x0000214C, &axi_qos->qosctset0);
  539. writel(0x00000001, &axi_qos->qosreqctr);
  540. writel(0x00002064, &axi_qos->qosthres0);
  541. writel(0x00002004, &axi_qos->qosthres1);
  542. writel(0x00000000, &axi_qos->qosthres2);
  543. writel(0x00000001, &axi_qos->qosqon);
  544. axi_qos = (struct rcar_axi_qos *)SYS_AXI_SDM1_BASE;
  545. writel(0x00000000, &axi_qos->qosconf);
  546. writel(0x0000214C, &axi_qos->qosctset0);
  547. writel(0x00000001, &axi_qos->qosreqctr);
  548. writel(0x00002064, &axi_qos->qosthres0);
  549. writel(0x00002004, &axi_qos->qosthres1);
  550. writel(0x00000000, &axi_qos->qosthres2);
  551. writel(0x00000001, &axi_qos->qosqon);
  552. axi_qos = (struct rcar_axi_qos *)SYS_AXI_TRAB_BASE;
  553. writel(0x00000000, &axi_qos->qosconf);
  554. writel(0x000020A6, &axi_qos->qosctset0);
  555. writel(0x00000001, &axi_qos->qosreqctr);
  556. writel(0x00002064, &axi_qos->qosthres0);
  557. writel(0x00002004, &axi_qos->qosthres1);
  558. writel(0x00000000, &axi_qos->qosthres2);
  559. writel(0x00000001, &axi_qos->qosqon);
  560. axi_qos = (struct rcar_axi_qos *)SYS_AXI_UDM0_BASE;
  561. writel(0x00000000, &axi_qos->qosconf);
  562. writel(0x00002053, &axi_qos->qosctset0);
  563. writel(0x00000001, &axi_qos->qosreqctr);
  564. writel(0x00002064, &axi_qos->qosthres0);
  565. writel(0x00002004, &axi_qos->qosthres1);
  566. writel(0x00000000, &axi_qos->qosthres2);
  567. writel(0x00000001, &axi_qos->qosqon);
  568. axi_qos = (struct rcar_axi_qos *)SYS_AXI_UDM1_BASE;
  569. writel(0x00000000, &axi_qos->qosconf);
  570. writel(0x00002053, &axi_qos->qosctset0);
  571. writel(0x00000001, &axi_qos->qosreqctr);
  572. writel(0x00002064, &axi_qos->qosthres0);
  573. writel(0x00002004, &axi_qos->qosthres1);
  574. writel(0x00000000, &axi_qos->qosthres2);
  575. writel(0x00000001, &axi_qos->qosqon);
  576. /* QoS Register (RT-AXI) */
  577. axi_qos = (struct rcar_axi_qos *)RT_AXI_SHX_BASE;
  578. writel(0x00000000, &axi_qos->qosconf);
  579. writel(0x00002053, &axi_qos->qosctset0);
  580. writel(0x00002096, &axi_qos->qosctset1);
  581. writel(0x00002030, &axi_qos->qosctset2);
  582. writel(0x00002030, &axi_qos->qosctset3);
  583. writel(0x00000001, &axi_qos->qosreqctr);
  584. writel(0x00002064, &axi_qos->qosthres0);
  585. writel(0x00002004, &axi_qos->qosthres1);
  586. writel(0x00000000, &axi_qos->qosthres2);
  587. writel(0x00000001, &axi_qos->qosqon);
  588. axi_qos = (struct rcar_axi_qos *)RT_AXI_DBG_BASE;
  589. writel(0x00000000, &axi_qos->qosconf);
  590. writel(0x00002053, &axi_qos->qosctset0);
  591. writel(0x00002096, &axi_qos->qosctset1);
  592. writel(0x00002030, &axi_qos->qosctset2);
  593. writel(0x00002030, &axi_qos->qosctset3);
  594. writel(0x00000001, &axi_qos->qosreqctr);
  595. writel(0x00002064, &axi_qos->qosthres0);
  596. writel(0x00002004, &axi_qos->qosthres1);
  597. writel(0x00000000, &axi_qos->qosthres2);
  598. writel(0x00000001, &axi_qos->qosqon);
  599. axi_qos = (struct rcar_axi_qos *)RT_AXI_RDM_BASE;
  600. writel(0x00000000, &axi_qos->qosconf);
  601. writel(0x00002299, &axi_qos->qosctset0);
  602. writel(0x00000001, &axi_qos->qosreqctr);
  603. writel(0x00002064, &axi_qos->qosthres0);
  604. writel(0x00002004, &axi_qos->qosthres1);
  605. writel(0x00000000, &axi_qos->qosthres2);
  606. writel(0x00000001, &axi_qos->qosqon);
  607. axi_qos = (struct rcar_axi_qos *)RT_AXI_RDS_BASE;
  608. writel(0x00000000, &axi_qos->qosconf);
  609. writel(0x00002029, &axi_qos->qosctset0);
  610. writel(0x00000001, &axi_qos->qosreqctr);
  611. writel(0x00002064, &axi_qos->qosthres0);
  612. writel(0x00002004, &axi_qos->qosthres1);
  613. writel(0x00000000, &axi_qos->qosthres2);
  614. writel(0x00000001, &axi_qos->qosqon);
  615. axi_qos = (struct rcar_axi_qos *)RT_AXI_RTX64TO128_BASE;
  616. writel(0x00000002, &axi_qos->qosconf);
  617. writel(0x00002245, &axi_qos->qosctset0);
  618. writel(0x00002096, &axi_qos->qosctset1);
  619. writel(0x00002030, &axi_qos->qosctset2);
  620. writel(0x00002030, &axi_qos->qosctset3);
  621. writel(0x00000001, &axi_qos->qosreqctr);
  622. writel(0x00002064, &axi_qos->qosthres0);
  623. writel(0x00002004, &axi_qos->qosthres1);
  624. writel(0x00000000, &axi_qos->qosthres2);
  625. writel(0x00000001, &axi_qos->qosqon);
  626. axi_qos = (struct rcar_axi_qos *)RT_AXI_STPRO_BASE;
  627. writel(0x00000000, &axi_qos->qosconf);
  628. writel(0x00002029, &axi_qos->qosctset0);
  629. writel(0x00002096, &axi_qos->qosctset1);
  630. writel(0x00002030, &axi_qos->qosctset2);
  631. writel(0x00002030, &axi_qos->qosctset3);
  632. writel(0x00000001, &axi_qos->qosreqctr);
  633. writel(0x00002064, &axi_qos->qosthres0);
  634. writel(0x00002004, &axi_qos->qosthres1);
  635. writel(0x00000000, &axi_qos->qosthres2);
  636. writel(0x00000001, &axi_qos->qosqon);
  637. axi_qos = (struct rcar_axi_qos *)RT_AXI_SY2RT_BASE;
  638. writel(0x00000002, &axi_qos->qosconf);
  639. writel(0x00002245, &axi_qos->qosctset0);
  640. writel(0x00000001, &axi_qos->qosreqctr);
  641. writel(0x00002064, &axi_qos->qosthres0);
  642. writel(0x00002004, &axi_qos->qosthres1);
  643. writel(0x00000000, &axi_qos->qosthres2);
  644. writel(0x00000001, &axi_qos->qosqon);
  645. /* QoS Register (MP-AXI) */
  646. axi_qos = (struct rcar_axi_qos *)MP_AXI_ADSP_BASE;
  647. writel(0x00000000, &axi_qos->qosconf);
  648. writel(0x00002037, &axi_qos->qosctset0);
  649. writel(0x00000001, &axi_qos->qosreqctr);
  650. writel(0x00002064, &axi_qos->qosthres0);
  651. writel(0x00002004, &axi_qos->qosthres1);
  652. writel(0x00000000, &axi_qos->qosthres2);
  653. writel(0x00000001, &axi_qos->qosqon);
  654. axi_qos = (struct rcar_axi_qos *)MP_AXI_ASDS0_BASE;
  655. writel(0x00000001, &axi_qos->qosconf);
  656. writel(0x00002014, &axi_qos->qosctset0);
  657. writel(0x00000040, &axi_qos->qosreqctr);
  658. writel(0x00002064, &axi_qos->qosthres0);
  659. writel(0x00002004, &axi_qos->qosthres1);
  660. writel(0x00000000, &axi_qos->qosthres2);
  661. writel(0x00000001, &axi_qos->qosqon);
  662. axi_qos = (struct rcar_axi_qos *)MP_AXI_ASDS1_BASE;
  663. writel(0x00000001, &axi_qos->qosconf);
  664. writel(0x00002014, &axi_qos->qosctset0);
  665. writel(0x00000040, &axi_qos->qosreqctr);
  666. writel(0x00002064, &axi_qos->qosthres0);
  667. writel(0x00002004, &axi_qos->qosthres1);
  668. writel(0x00000000, &axi_qos->qosthres2);
  669. writel(0x00000001, &axi_qos->qosqon);
  670. axi_qos = (struct rcar_axi_qos *)MP_AXI_MLP_BASE;
  671. writel(0x00000001, &axi_qos->qosconf);
  672. writel(0x00001FF0, &axi_qos->qosctset0);
  673. writel(0x00000020, &axi_qos->qosreqctr);
  674. writel(0x00002064, &axi_qos->qosthres0);
  675. writel(0x00002004, &axi_qos->qosthres1);
  676. writel(0x00002001, &axi_qos->qosthres2);
  677. writel(0x00000001, &axi_qos->qosqon);
  678. axi_qos = (struct rcar_axi_qos *)MP_AXI_MMUMP_BASE;
  679. writel(0x00000001, &axi_qos->qosconf);
  680. writel(0x00002004, &axi_qos->qosctset0);
  681. writel(0x00002096, &axi_qos->qosctset1);
  682. writel(0x00002030, &axi_qos->qosctset2);
  683. writel(0x00002030, &axi_qos->qosctset3);
  684. writel(0x00000001, &axi_qos->qosreqctr);
  685. writel(0x00002064, &axi_qos->qosthres0);
  686. writel(0x00002004, &axi_qos->qosthres1);
  687. writel(0x00000000, &axi_qos->qosthres2);
  688. writel(0x00000001, &axi_qos->qosqon);
  689. axi_qos = (struct rcar_axi_qos *)MP_AXI_SPU_BASE;
  690. writel(0x00000000, &axi_qos->qosconf);
  691. writel(0x00002053, &axi_qos->qosctset0);
  692. writel(0x00000001, &axi_qos->qosreqctr);
  693. writel(0x00002064, &axi_qos->qosthres0);
  694. writel(0x00002004, &axi_qos->qosthres1);
  695. writel(0x00000000, &axi_qos->qosthres2);
  696. writel(0x00000001, &axi_qos->qosqon);
  697. axi_qos = (struct rcar_axi_qos *)MP_AXI_SPUC_BASE;
  698. writel(0x00000000, &axi_qos->qosconf);
  699. writel(0x0000206E, &axi_qos->qosctset0);
  700. writel(0x00000001, &axi_qos->qosreqctr);
  701. writel(0x00002064, &axi_qos->qosthres0);
  702. writel(0x00002004, &axi_qos->qosthres1);
  703. writel(0x00000000, &axi_qos->qosthres2);
  704. writel(0x00000001, &axi_qos->qosqon);
  705. /* QoS Register (SYS-AXI256) */
  706. axi_qos = (struct rcar_axi_qos *)SYS_AXI256_AXI128TO256_BASE;
  707. writel(0x00000002, &axi_qos->qosconf);
  708. if (IS_R8A7791_ES2())
  709. writel(0x000020EB, &axi_qos->qosctset0);
  710. else
  711. writel(0x00002245, &axi_qos->qosctset0);
  712. writel(0x00002096, &axi_qos->qosctset1);
  713. writel(0x00002030, &axi_qos->qosctset2);
  714. writel(0x00002030, &axi_qos->qosctset3);
  715. writel(0x00000001, &axi_qos->qosreqctr);
  716. writel(0x00002064, &axi_qos->qosthres0);
  717. writel(0x00002004, &axi_qos->qosthres1);
  718. writel(0x00000000, &axi_qos->qosthres2);
  719. writel(0x00000001, &axi_qos->qosqon);
  720. axi_qos = (struct rcar_axi_qos *)SYS_AXI256_SYX_BASE;
  721. writel(0x00000002, &axi_qos->qosconf);
  722. if (IS_R8A7791_ES2())
  723. writel(0x000020EB, &axi_qos->qosctset0);
  724. else
  725. writel(0x00002245, &axi_qos->qosctset0);
  726. writel(0x00002096, &axi_qos->qosctset1);
  727. writel(0x00002030, &axi_qos->qosctset2);
  728. writel(0x00002030, &axi_qos->qosctset3);
  729. writel(0x00000001, &axi_qos->qosreqctr);
  730. writel(0x00002064, &axi_qos->qosthres0);
  731. writel(0x00002004, &axi_qos->qosthres1);
  732. writel(0x00000000, &axi_qos->qosthres2);
  733. writel(0x00000001, &axi_qos->qosqon);
  734. axi_qos = (struct rcar_axi_qos *)SYS_AXI256_MPX_BASE;
  735. writel(0x00000002, &axi_qos->qosconf);
  736. if (IS_R8A7791_ES2())
  737. writel(0x000020EB, &axi_qos->qosctset0);
  738. else
  739. writel(0x00002245, &axi_qos->qosctset0);
  740. writel(0x00002096, &axi_qos->qosctset1);
  741. writel(0x00002030, &axi_qos->qosctset2);
  742. writel(0x00002030, &axi_qos->qosctset3);
  743. writel(0x00000001, &axi_qos->qosreqctr);
  744. writel(0x00002064, &axi_qos->qosthres0);
  745. writel(0x00002004, &axi_qos->qosthres1);
  746. writel(0x00000000, &axi_qos->qosthres2);
  747. writel(0x00000001, &axi_qos->qosqon);
  748. axi_qos = (struct rcar_axi_qos *)SYS_AXI256_MXI_BASE;
  749. writel(0x00000002, &axi_qos->qosconf);
  750. writel(0x00002245, &axi_qos->qosctset0);
  751. writel(0x00002096, &axi_qos->qosctset1);
  752. writel(0x00002030, &axi_qos->qosctset2);
  753. writel(0x00002030, &axi_qos->qosctset3);
  754. writel(0x00000001, &axi_qos->qosreqctr);
  755. writel(0x00002064, &axi_qos->qosthres0);
  756. writel(0x00002004, &axi_qos->qosthres1);
  757. writel(0x00000000, &axi_qos->qosthres2);
  758. writel(0x00000001, &axi_qos->qosqon);
  759. /* QoS Register (CCI-AXI) */
  760. axi_qos = (struct rcar_axi_qos *)CCI_AXI_MMUS0_BASE;
  761. writel(0x00000001, &axi_qos->qosconf);
  762. writel(0x00002004, &axi_qos->qosctset0);
  763. writel(0x00002096, &axi_qos->qosctset1);
  764. writel(0x00002030, &axi_qos->qosctset2);
  765. writel(0x00002030, &axi_qos->qosctset3);
  766. writel(0x00000001, &axi_qos->qosreqctr);
  767. writel(0x00002064, &axi_qos->qosthres0);
  768. writel(0x00002004, &axi_qos->qosthres1);
  769. writel(0x00000000, &axi_qos->qosthres2);
  770. writel(0x00000001, &axi_qos->qosqon);
  771. axi_qos = (struct rcar_axi_qos *)CCI_AXI_SYX2_BASE;
  772. writel(0x00000002, &axi_qos->qosconf);
  773. writel(0x00002245, &axi_qos->qosctset0);
  774. writel(0x00002096, &axi_qos->qosctset1);
  775. writel(0x00002030, &axi_qos->qosctset2);
  776. writel(0x00002030, &axi_qos->qosctset3);
  777. writel(0x00000001, &axi_qos->qosreqctr);
  778. writel(0x00002064, &axi_qos->qosthres0);
  779. writel(0x00002004, &axi_qos->qosthres1);
  780. writel(0x00000000, &axi_qos->qosthres2);
  781. writel(0x00000001, &axi_qos->qosqon);
  782. axi_qos = (struct rcar_axi_qos *)CCI_AXI_MMUR_BASE;
  783. writel(0x00000001, &axi_qos->qosconf);
  784. writel(0x00002004, &axi_qos->qosctset0);
  785. writel(0x00002096, &axi_qos->qosctset1);
  786. writel(0x00002030, &axi_qos->qosctset2);
  787. writel(0x00002030, &axi_qos->qosctset3);
  788. writel(0x00000001, &axi_qos->qosreqctr);
  789. writel(0x00002064, &axi_qos->qosthres0);
  790. writel(0x00002004, &axi_qos->qosthres1);
  791. writel(0x00000000, &axi_qos->qosthres2);
  792. writel(0x00000001, &axi_qos->qosqon);
  793. axi_qos = (struct rcar_axi_qos *)CCI_AXI_MMUDS_BASE;
  794. writel(0x00000001, &axi_qos->qosconf);
  795. writel(0x00002004, &axi_qos->qosctset0);
  796. writel(0x00002096, &axi_qos->qosctset1);
  797. writel(0x00002030, &axi_qos->qosctset2);
  798. writel(0x00002030, &axi_qos->qosctset3);
  799. writel(0x00000001, &axi_qos->qosreqctr);
  800. writel(0x00002064, &axi_qos->qosthres0);
  801. writel(0x00002004, &axi_qos->qosthres1);
  802. writel(0x00000000, &axi_qos->qosthres2);
  803. writel(0x00000001, &axi_qos->qosqon);
  804. axi_qos = (struct rcar_axi_qos *)CCI_AXI_MMUM_BASE;
  805. writel(0x00000001, &axi_qos->qosconf);
  806. writel(0x00002004, &axi_qos->qosctset0);
  807. writel(0x00002096, &axi_qos->qosctset1);
  808. writel(0x00002030, &axi_qos->qosctset2);
  809. writel(0x00002030, &axi_qos->qosctset3);
  810. writel(0x00000001, &axi_qos->qosreqctr);
  811. writel(0x00002064, &axi_qos->qosthres0);
  812. writel(0x00002004, &axi_qos->qosthres1);
  813. writel(0x00000000, &axi_qos->qosthres2);
  814. writel(0x00000001, &axi_qos->qosqon);
  815. axi_qos = (struct rcar_axi_qos *)CCI_AXI_MXI_BASE;
  816. writel(0x00000002, &axi_qos->qosconf);
  817. writel(0x00002245, &axi_qos->qosctset0);
  818. writel(0x00002096, &axi_qos->qosctset1);
  819. writel(0x00002030, &axi_qos->qosctset2);
  820. writel(0x00002030, &axi_qos->qosctset3);
  821. writel(0x00000001, &axi_qos->qosreqctr);
  822. writel(0x00002064, &axi_qos->qosthres0);
  823. writel(0x00002004, &axi_qos->qosthres1);
  824. writel(0x00000000, &axi_qos->qosthres2);
  825. writel(0x00000001, &axi_qos->qosqon);
  826. axi_qos = (struct rcar_axi_qos *)CCI_AXI_MMUS1_BASE;
  827. writel(0x00000001, &axi_qos->qosconf);
  828. writel(0x00002004, &axi_qos->qosctset0);
  829. writel(0x00002096, &axi_qos->qosctset1);
  830. writel(0x00002030, &axi_qos->qosctset2);
  831. writel(0x00002030, &axi_qos->qosctset3);
  832. writel(0x00000001, &axi_qos->qosreqctr);
  833. writel(0x00002064, &axi_qos->qosthres0);
  834. writel(0x00002004, &axi_qos->qosthres1);
  835. writel(0x00000000, &axi_qos->qosthres2);
  836. writel(0x00000001, &axi_qos->qosqon);
  837. axi_qos = (struct rcar_axi_qos *)CCI_AXI_MMUMP_BASE;
  838. writel(0x00000001, &axi_qos->qosconf);
  839. writel(0x00002004, &axi_qos->qosctset0);
  840. writel(0x00002096, &axi_qos->qosctset1);
  841. writel(0x00002030, &axi_qos->qosctset2);
  842. writel(0x00002030, &axi_qos->qosctset3);
  843. writel(0x00000001, &axi_qos->qosreqctr);
  844. writel(0x00002064, &axi_qos->qosthres0);
  845. writel(0x00002004, &axi_qos->qosthres1);
  846. writel(0x00000000, &axi_qos->qosthres2);
  847. writel(0x00000001, &axi_qos->qosqon);
  848. /* QoS Register (Media-AXI) */
  849. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_MXR_BASE;
  850. writel(0x00000002, &axi_qos->qosconf);
  851. writel(0x000020DC, &axi_qos->qosctset0);
  852. writel(0x00002096, &axi_qos->qosctset1);
  853. writel(0x00002030, &axi_qos->qosctset2);
  854. writel(0x00002030, &axi_qos->qosctset3);
  855. writel(0x00000020, &axi_qos->qosreqctr);
  856. writel(0x000020AA, &axi_qos->qosthres0);
  857. writel(0x00002032, &axi_qos->qosthres1);
  858. writel(0x00000001, &axi_qos->qosthres2);
  859. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_MXW_BASE;
  860. writel(0x00000002, &axi_qos->qosconf);
  861. writel(0x000020DC, &axi_qos->qosctset0);
  862. writel(0x00002096, &axi_qos->qosctset1);
  863. writel(0x00002030, &axi_qos->qosctset2);
  864. writel(0x00002030, &axi_qos->qosctset3);
  865. writel(0x00000020, &axi_qos->qosreqctr);
  866. writel(0x000020AA, &axi_qos->qosthres0);
  867. writel(0x00002032, &axi_qos->qosthres1);
  868. writel(0x00000001, &axi_qos->qosthres2);
  869. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_JPR_BASE;
  870. writel(0x00000001, &axi_qos->qosconf);
  871. writel(0x00002190, &axi_qos->qosctset0);
  872. writel(0x00000020, &axi_qos->qosreqctr);
  873. writel(0x00002064, &axi_qos->qosthres0);
  874. writel(0x00002004, &axi_qos->qosthres1);
  875. writel(0x00000001, &axi_qos->qosthres2);
  876. writel(0x00000001, &axi_qos->qosqon);
  877. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_JPW_BASE;
  878. writel(0x00000001, &axi_qos->qosconf);
  879. writel(0x00002190, &axi_qos->qosctset0);
  880. writel(0x00000020, &axi_qos->qosreqctr);
  881. if (IS_R8A7791_ES2()) {
  882. writel(0x00000001, &axi_qos->qosthres0);
  883. writel(0x00000001, &axi_qos->qosthres1);
  884. } else {
  885. writel(0x00002064, &axi_qos->qosthres0);
  886. writel(0x00002004, &axi_qos->qosthres1);
  887. }
  888. writel(0x00000001, &axi_qos->qosthres2);
  889. writel(0x00000001, &axi_qos->qosqon);
  890. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_TDMR_BASE;
  891. writel(0x00000001, &axi_qos->qosconf);
  892. writel(0x00002190, &axi_qos->qosctset0);
  893. writel(0x00000020, &axi_qos->qosreqctr);
  894. writel(0x00002064, &axi_qos->qosthres0);
  895. writel(0x00002004, &axi_qos->qosthres1);
  896. writel(0x00000001, &axi_qos->qosthres2);
  897. writel(0x00000001, &axi_qos->qosqon);
  898. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_TDMW_BASE;
  899. writel(0x00000001, &axi_qos->qosconf);
  900. writel(0x00002190, &axi_qos->qosctset0);
  901. writel(0x00000020, &axi_qos->qosreqctr);
  902. writel(0x00002064, &axi_qos->qosthres0);
  903. writel(0x00002004, &axi_qos->qosthres1);
  904. writel(0x00000001, &axi_qos->qosthres2);
  905. writel(0x00000001, &axi_qos->qosqon);
  906. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VSP1CR_BASE;
  907. writel(0x00000001, &axi_qos->qosconf);
  908. writel(0x00002190, &axi_qos->qosctset0);
  909. writel(0x00000020, &axi_qos->qosreqctr);
  910. writel(0x00002064, &axi_qos->qosthres0);
  911. writel(0x00002004, &axi_qos->qosthres1);
  912. writel(0x00000001, &axi_qos->qosthres2);
  913. writel(0x00000001, &axi_qos->qosqon);
  914. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VSP1CW_BASE;
  915. writel(0x00000001, &axi_qos->qosconf);
  916. writel(0x00002190, &axi_qos->qosctset0);
  917. writel(0x00000020, &axi_qos->qosreqctr);
  918. if (IS_R8A7791_ES2()) {
  919. writel(0x00000001, &axi_qos->qosthres0);
  920. writel(0x00000001, &axi_qos->qosthres1);
  921. } else {
  922. writel(0x00002064, &axi_qos->qosthres0);
  923. writel(0x00002004, &axi_qos->qosthres1);
  924. }
  925. writel(0x00000001, &axi_qos->qosthres2);
  926. writel(0x00000001, &axi_qos->qosqon);
  927. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VSPDU0CR_BASE;
  928. writel(0x00000001, &axi_qos->qosconf);
  929. writel(0x00002190, &axi_qos->qosctset0);
  930. writel(0x00000020, &axi_qos->qosreqctr);
  931. writel(0x00002064, &axi_qos->qosthres0);
  932. writel(0x00002004, &axi_qos->qosthres1);
  933. writel(0x00000001, &axi_qos->qosthres2);
  934. writel(0x00000001, &axi_qos->qosqon);
  935. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VSPDU0CW_BASE;
  936. writel(0x00000001, &axi_qos->qosconf);
  937. writel(0x00002190, &axi_qos->qosctset0);
  938. writel(0x00000020, &axi_qos->qosreqctr);
  939. if (IS_R8A7791_ES2()) {
  940. writel(0x00000001, &axi_qos->qosthres0);
  941. writel(0x00000001, &axi_qos->qosthres1);
  942. } else {
  943. writel(0x00002064, &axi_qos->qosthres0);
  944. writel(0x00002004, &axi_qos->qosthres1);
  945. }
  946. writel(0x00000001, &axi_qos->qosthres2);
  947. writel(0x00000001, &axi_qos->qosqon);
  948. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VSPDU1CR_BASE;
  949. writel(0x00000001, &axi_qos->qosconf);
  950. writel(0x00002190, &axi_qos->qosctset0);
  951. writel(0x00000020, &axi_qos->qosreqctr);
  952. writel(0x00002064, &axi_qos->qosthres0);
  953. writel(0x00002004, &axi_qos->qosthres1);
  954. writel(0x00000001, &axi_qos->qosthres2);
  955. writel(0x00000001, &axi_qos->qosqon);
  956. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VSPDU1CW_BASE;
  957. writel(0x00000001, &axi_qos->qosconf);
  958. writel(0x00002190, &axi_qos->qosctset0);
  959. writel(0x00000020, &axi_qos->qosreqctr);
  960. if (IS_R8A7791_ES2()) {
  961. writel(0x00000001, &axi_qos->qosthres0);
  962. writel(0x00000001, &axi_qos->qosthres1);
  963. } else {
  964. writel(0x00002064, &axi_qos->qosthres0);
  965. writel(0x00002004, &axi_qos->qosthres1);
  966. }
  967. writel(0x00000001, &axi_qos->qosthres2);
  968. writel(0x00000001, &axi_qos->qosqon);
  969. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VIN0W_BASE;
  970. writel(0x00000001, &axi_qos->qosconf);
  971. if (IS_R8A7791_ES2())
  972. writel(0x00001FF0, &axi_qos->qosctset0);
  973. else
  974. writel(0x000020C8, &axi_qos->qosctset0);
  975. writel(0x00000020, &axi_qos->qosreqctr);
  976. writel(0x00002064, &axi_qos->qosthres0);
  977. writel(0x00002004, &axi_qos->qosthres1);
  978. if (IS_R8A7791_ES2())
  979. writel(0x00002001, &axi_qos->qosthres2);
  980. else
  981. writel(0x00000001, &axi_qos->qosthres2);
  982. writel(0x00000001, &axi_qos->qosqon);
  983. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_FDP0R_BASE;
  984. writel(0x00000001, &axi_qos->qosconf);
  985. writel(0x000020C8, &axi_qos->qosctset0);
  986. writel(0x00000020, &axi_qos->qosreqctr);
  987. writel(0x00002064, &axi_qos->qosthres0);
  988. writel(0x00002004, &axi_qos->qosthres1);
  989. writel(0x00000001, &axi_qos->qosthres2);
  990. writel(0x00000001, &axi_qos->qosqon);
  991. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_FDP0W_BASE;
  992. writel(0x00000001, &axi_qos->qosconf);
  993. writel(0x000020C8, &axi_qos->qosctset0);
  994. writel(0x00000020, &axi_qos->qosreqctr);
  995. if (IS_R8A7791_ES2()) {
  996. writel(0x00000001, &axi_qos->qosthres0);
  997. writel(0x00000001, &axi_qos->qosthres1);
  998. } else {
  999. writel(0x00002064, &axi_qos->qosthres0);
  1000. writel(0x00002004, &axi_qos->qosthres1);
  1001. }
  1002. writel(0x00000001, &axi_qos->qosthres2);
  1003. writel(0x00000001, &axi_qos->qosqon);
  1004. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_IMSR_BASE;
  1005. writel(0x00000001, &axi_qos->qosconf);
  1006. writel(0x000020C8, &axi_qos->qosctset0);
  1007. writel(0x00000020, &axi_qos->qosreqctr);
  1008. writel(0x00002064, &axi_qos->qosthres0);
  1009. writel(0x00002004, &axi_qos->qosthres1);
  1010. writel(0x00000001, &axi_qos->qosthres2);
  1011. writel(0x00000001, &axi_qos->qosqon);
  1012. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_IMSW_BASE;
  1013. writel(0x00000001, &axi_qos->qosconf);
  1014. writel(0x000020C8, &axi_qos->qosctset0);
  1015. writel(0x00000020, &axi_qos->qosreqctr);
  1016. writel(0x00002064, &axi_qos->qosthres0);
  1017. writel(0x00002004, &axi_qos->qosthres1);
  1018. writel(0x00000001, &axi_qos->qosthres2);
  1019. writel(0x00000001, &axi_qos->qosqon);
  1020. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VSP1R_BASE;
  1021. writel(0x00000001, &axi_qos->qosconf);
  1022. writel(0x000020C8, &axi_qos->qosctset0);
  1023. writel(0x00000020, &axi_qos->qosreqctr);
  1024. writel(0x00002064, &axi_qos->qosthres0);
  1025. writel(0x00002004, &axi_qos->qosthres1);
  1026. writel(0x00000001, &axi_qos->qosthres2);
  1027. writel(0x00000001, &axi_qos->qosqon);
  1028. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VSP1W_BASE;
  1029. writel(0x00000001, &axi_qos->qosconf);
  1030. writel(0x000020C8, &axi_qos->qosctset0);
  1031. writel(0x00000020, &axi_qos->qosreqctr);
  1032. if (IS_R8A7791_ES2()) {
  1033. writel(0x00000001, &axi_qos->qosthres0);
  1034. writel(0x00000001, &axi_qos->qosthres1);
  1035. } else {
  1036. writel(0x00002064, &axi_qos->qosthres0);
  1037. writel(0x00002004, &axi_qos->qosthres1);
  1038. }
  1039. writel(0x00000001, &axi_qos->qosthres2);
  1040. writel(0x00000001, &axi_qos->qosqon);
  1041. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_FDP1R_BASE;
  1042. writel(0x00000001, &axi_qos->qosconf);
  1043. writel(0x000020C8, &axi_qos->qosctset0);
  1044. writel(0x00000020, &axi_qos->qosreqctr);
  1045. writel(0x00002064, &axi_qos->qosthres0);
  1046. writel(0x00002004, &axi_qos->qosthres1);
  1047. writel(0x00000001, &axi_qos->qosthres2);
  1048. writel(0x00000001, &axi_qos->qosqon);
  1049. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_FDP1W_BASE;
  1050. writel(0x00000001, &axi_qos->qosconf);
  1051. writel(0x000020C8, &axi_qos->qosctset0);
  1052. writel(0x00000020, &axi_qos->qosreqctr);
  1053. if (IS_R8A7791_ES2()) {
  1054. writel(0x00000001, &axi_qos->qosthres0);
  1055. writel(0x00000001, &axi_qos->qosthres1);
  1056. } else {
  1057. writel(0x00002064, &axi_qos->qosthres0);
  1058. writel(0x00002004, &axi_qos->qosthres1);
  1059. }
  1060. writel(0x00000001, &axi_qos->qosthres2);
  1061. writel(0x00000001, &axi_qos->qosqon);
  1062. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_IMRR_BASE;
  1063. writel(0x00000001, &axi_qos->qosconf);
  1064. writel(0x000020C8, &axi_qos->qosctset0);
  1065. writel(0x00000020, &axi_qos->qosreqctr);
  1066. writel(0x00002064, &axi_qos->qosthres0);
  1067. writel(0x00002004, &axi_qos->qosthres1);
  1068. writel(0x00000001, &axi_qos->qosthres2);
  1069. writel(0x00000001, &axi_qos->qosqon);
  1070. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_IMRW_BASE;
  1071. writel(0x00000001, &axi_qos->qosconf);
  1072. writel(0x000020C8, &axi_qos->qosctset0);
  1073. writel(0x00000020, &axi_qos->qosreqctr);
  1074. writel(0x00002064, &axi_qos->qosthres0);
  1075. writel(0x00002004, &axi_qos->qosthres1);
  1076. writel(0x00000001, &axi_qos->qosthres2);
  1077. writel(0x00000001, &axi_qos->qosqon);
  1078. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VSPD0R_BASE;
  1079. if (IS_R8A7791_ES2())
  1080. writel(0x00000003, &axi_qos->qosconf);
  1081. else
  1082. writel(0x00000000, &axi_qos->qosconf);
  1083. writel(0x000020C8, &axi_qos->qosctset0);
  1084. writel(0x00002064, &axi_qos->qosthres0);
  1085. writel(0x00002004, &axi_qos->qosthres1);
  1086. writel(0x00000001, &axi_qos->qosthres2);
  1087. writel(0x00000001, &axi_qos->qosqon);
  1088. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VSPD0W_BASE;
  1089. if (IS_R8A7791_ES2())
  1090. writel(0x00000003, &axi_qos->qosconf);
  1091. else
  1092. writel(0x00000000, &axi_qos->qosconf);
  1093. writel(0x000020C8, &axi_qos->qosctset0);
  1094. writel(0x00002064, &axi_qos->qosthres0);
  1095. writel(0x00002004, &axi_qos->qosthres1);
  1096. writel(0x00000001, &axi_qos->qosthres2);
  1097. writel(0x00000001, &axi_qos->qosqon);
  1098. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VSPD1R_BASE;
  1099. if (IS_R8A7791_ES2())
  1100. writel(0x00000003, &axi_qos->qosconf);
  1101. else
  1102. writel(0x00000000, &axi_qos->qosconf);
  1103. writel(0x000020C8, &axi_qos->qosctset0);
  1104. writel(0x00002064, &axi_qos->qosthres0);
  1105. writel(0x00002004, &axi_qos->qosthres1);
  1106. writel(0x00000001, &axi_qos->qosthres2);
  1107. writel(0x00000001, &axi_qos->qosqon);
  1108. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VSPD1W_BASE;
  1109. if (IS_R8A7791_ES2())
  1110. writel(0x00000003, &axi_qos->qosconf);
  1111. else
  1112. writel(0x00000000, &axi_qos->qosconf);
  1113. writel(0x000020C8, &axi_qos->qosctset0);
  1114. writel(0x00002064, &axi_qos->qosthres0);
  1115. writel(0x00002004, &axi_qos->qosthres1);
  1116. writel(0x00000001, &axi_qos->qosthres2);
  1117. writel(0x00000001, &axi_qos->qosqon);
  1118. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_DU0R_BASE;
  1119. if (IS_R8A7791_ES2())
  1120. writel(0x00000003, &axi_qos->qosconf);
  1121. else
  1122. writel(0x00000000, &axi_qos->qosconf);
  1123. writel(0x00002063, &axi_qos->qosctset0);
  1124. writel(0x00000001, &axi_qos->qosreqctr);
  1125. writel(0x00002064, &axi_qos->qosthres0);
  1126. writel(0x00002004, &axi_qos->qosthres1);
  1127. writel(0x00000001, &axi_qos->qosthres2);
  1128. writel(0x00000001, &axi_qos->qosqon);
  1129. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_DU0W_BASE;
  1130. if (IS_R8A7791_ES2())
  1131. writel(0x00000000, &axi_qos->qosconf);
  1132. else
  1133. writel(0x00000000, &axi_qos->qosconf);
  1134. writel(0x00002063, &axi_qos->qosctset0);
  1135. writel(0x00000001, &axi_qos->qosreqctr);
  1136. writel(0x00002064, &axi_qos->qosthres0);
  1137. writel(0x00002004, &axi_qos->qosthres1);
  1138. writel(0x00000001, &axi_qos->qosthres2);
  1139. writel(0x00000001, &axi_qos->qosqon);
  1140. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VCP0CR_BASE;
  1141. writel(0x00000001, &axi_qos->qosconf);
  1142. writel(0x00002073, &axi_qos->qosctset0);
  1143. writel(0x00000020, &axi_qos->qosreqctr);
  1144. writel(0x00002064, &axi_qos->qosthres0);
  1145. writel(0x00002004, &axi_qos->qosthres1);
  1146. writel(0x00000001, &axi_qos->qosthres2);
  1147. writel(0x00000001, &axi_qos->qosqon);
  1148. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VCP0CW_BASE;
  1149. writel(0x00000001, &axi_qos->qosconf);
  1150. writel(0x00002073, &axi_qos->qosctset0);
  1151. writel(0x00000020, &axi_qos->qosreqctr);
  1152. if (IS_R8A7791_ES2()) {
  1153. writel(0x00000001, &axi_qos->qosthres0);
  1154. writel(0x00000001, &axi_qos->qosthres1);
  1155. } else {
  1156. writel(0x00002064, &axi_qos->qosthres0);
  1157. writel(0x00002004, &axi_qos->qosthres1);
  1158. }
  1159. writel(0x00000001, &axi_qos->qosthres2);
  1160. writel(0x00000001, &axi_qos->qosqon);
  1161. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VCP0VR_BASE;
  1162. writel(0x00000001, &axi_qos->qosconf);
  1163. writel(0x00002073, &axi_qos->qosctset0);
  1164. writel(0x00000020, &axi_qos->qosreqctr);
  1165. writel(0x00002064, &axi_qos->qosthres0);
  1166. writel(0x00002004, &axi_qos->qosthres1);
  1167. writel(0x00000001, &axi_qos->qosthres2);
  1168. writel(0x00000001, &axi_qos->qosqon);
  1169. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VCP0VW_BASE;
  1170. writel(0x00000001, &axi_qos->qosconf);
  1171. writel(0x00002073, &axi_qos->qosctset0);
  1172. writel(0x00000020, &axi_qos->qosreqctr);
  1173. if (IS_R8A7791_ES2()) {
  1174. writel(0x00000001, &axi_qos->qosthres0);
  1175. writel(0x00000001, &axi_qos->qosthres1);
  1176. } else {
  1177. writel(0x00002064, &axi_qos->qosthres0);
  1178. writel(0x00002004, &axi_qos->qosthres1);
  1179. }
  1180. writel(0x00000001, &axi_qos->qosthres2);
  1181. writel(0x00000001, &axi_qos->qosqon);
  1182. axi_qos = (struct rcar_axi_qos *)MEDIA_AXI_VPC0R_BASE;
  1183. writel(0x00000001, &axi_qos->qosconf);
  1184. writel(0x00002073, &axi_qos->qosctset0);
  1185. writel(0x00000020, &axi_qos->qosreqctr);
  1186. writel(0x00002064, &axi_qos->qosthres0);
  1187. writel(0x00002004, &axi_qos->qosthres1);
  1188. writel(0x00000001, &axi_qos->qosthres2);
  1189. writel(0x00000001, &axi_qos->qosqon);
  1190. }
  1191. #else /* CONFIG_ARCH_RMOBILE_EXTRAM_BOOT */
  1192. void qos_init(void)
  1193. {
  1194. }
  1195. #endif /* CONFIG_ARCH_RMOBILE_EXTRAM_BOOT */