cache.h 596 B

12345678910111213141516171819202122232425
  1. /*
  2. * Copyright (C) 2009 Tensilica Inc.
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #ifndef _XTENSA_CACHE_H
  7. #define _XTENSA_CACHE_H
  8. #include <asm/arch/core.h>
  9. #define ARCH_DMA_MINALIGN XCHAL_DCACHE_LINESIZE
  10. #ifndef __ASSEMBLY__
  11. void __flush_dcache_all(void);
  12. void __flush_invalidate_dcache_range(unsigned long addr, unsigned long size);
  13. void __invalidate_dcache_all(void);
  14. void __invalidate_dcache_range(unsigned long addr, unsigned long size);
  15. void __invalidate_icache_all(void);
  16. void __invalidate_icache_range(unsigned long addr, unsigned long size);
  17. #endif
  18. #endif /* _XTENSA_CACHE_H */