qemu-x86_q35.dts 1.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192
  1. /*
  2. * Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. /dts-v1/;
  7. #include <dt-bindings/interrupt-router/intel-irq.h>
  8. /* ICH9 IRQ router has discrete PIRQ control registers */
  9. #undef PIRQE
  10. #undef PIRQF
  11. #undef PIRQG
  12. #undef PIRQH
  13. #define PIRQE 8
  14. #define PIRQF 9
  15. #define PIRQG 10
  16. #define PIRQH 11
  17. /include/ "skeleton.dtsi"
  18. /include/ "serial.dtsi"
  19. /include/ "keyboard.dtsi"
  20. /include/ "rtc.dtsi"
  21. /include/ "tsc_timer.dtsi"
  22. / {
  23. model = "QEMU x86 (Q35)";
  24. compatible = "qemu,x86";
  25. config {
  26. silent_console = <0>;
  27. u-boot,no-apm-finalize;
  28. };
  29. chosen {
  30. stdout-path = "/serial";
  31. };
  32. cpus {
  33. #address-cells = <1>;
  34. #size-cells = <0>;
  35. cpu@0 {
  36. device_type = "cpu";
  37. compatible = "cpu-qemu";
  38. reg = <0>;
  39. intel,apic-id = <0>;
  40. };
  41. };
  42. tsc-timer {
  43. clock-frequency = <1000000000>;
  44. };
  45. pci {
  46. compatible = "pci-x86";
  47. #address-cells = <3>;
  48. #size-cells = <2>;
  49. u-boot,dm-pre-reloc;
  50. ranges = <0x02000000 0x0 0xc0000000 0xc0000000 0 0x10000000
  51. 0x42000000 0x0 0xd0000000 0xd0000000 0 0x10000000
  52. 0x01000000 0x0 0x2000 0x2000 0 0xe000>;
  53. pch@1f,0 {
  54. reg = <0x0000f800 0 0 0 0>;
  55. compatible = "intel,pch9";
  56. irq-router {
  57. compatible = "intel,irq-router";
  58. intel,pirq-config = "pci";
  59. intel,actl-8bit;
  60. intel,actl-addr = <0x44>;
  61. intel,pirq-link = <0x60 8>;
  62. intel,pirq-mask = <0x0e40>;
  63. intel,pirq-routing = <
  64. /* e1000 NIC */
  65. PCI_BDF(0, 2, 0) INTA PIRQG
  66. /* ICH9 UHCI */
  67. PCI_BDF(0, 29, 0) INTA PIRQA
  68. PCI_BDF(0, 29, 1) INTB PIRQB
  69. PCI_BDF(0, 29, 2) INTC PIRQC
  70. /* ICH9 EHCI */
  71. PCI_BDF(0, 29, 7) INTD PIRQD
  72. /* ICH9 SATA */
  73. PCI_BDF(0, 31, 2) INTA PIRQA
  74. >;
  75. };
  76. };
  77. };
  78. };