cougarcanyon2.dts 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. /*
  2. * Copyright (C) 2016, Bin Meng <bmeng.cn@gmail.com>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. /dts-v1/;
  7. /include/ "skeleton.dtsi"
  8. /include/ "serial.dtsi"
  9. /include/ "keyboard.dtsi"
  10. /include/ "rtc.dtsi"
  11. /include/ "tsc_timer.dtsi"
  12. / {
  13. model = "Intel Cougar Canyon 2";
  14. compatible = "intel,cougarcanyon2", "intel,chiefriver";
  15. aliases {
  16. spi0 = &spi0;
  17. };
  18. config {
  19. silent_console = <0>;
  20. };
  21. chosen {
  22. stdout-path = "/serial";
  23. };
  24. microcode {
  25. update@0 {
  26. #include "microcode/m12306a2_00000008.dtsi"
  27. };
  28. update@1 {
  29. #include "microcode/m12306a4_00000007.dtsi"
  30. };
  31. update@2 {
  32. #include "microcode/m12306a5_00000007.dtsi"
  33. };
  34. update@3 {
  35. #include "microcode/m12306a8_00000010.dtsi"
  36. };
  37. update@4 {
  38. #include "microcode/m12306a9_0000001b.dtsi"
  39. };
  40. };
  41. fsp {
  42. compatible = "intel,ivybridge-fsp";
  43. fsp,enable-ht;
  44. };
  45. pci {
  46. #address-cells = <3>;
  47. #size-cells = <2>;
  48. compatible = "pci-x86";
  49. u-boot,dm-pre-reloc;
  50. ranges = <0x02000000 0x0 0xc0000000 0xc0000000 0 0x10000000
  51. 0x42000000 0x0 0xd0000000 0xd0000000 0 0x10000000
  52. 0x01000000 0x0 0x2000 0x2000 0 0xe000>;
  53. pch@1f,0 {
  54. reg = <0x0000f800 0 0 0 0>;
  55. compatible = "intel,bd82x6x";
  56. u-boot,dm-pre-reloc;
  57. #address-cells = <1>;
  58. #size-cells = <1>;
  59. spi0: spi {
  60. #address-cells = <1>;
  61. #size-cells = <0>;
  62. compatible = "intel,ich9-spi";
  63. spi-flash@0 {
  64. reg = <0>;
  65. compatible = "winbond,w25q64bv", "spi-flash";
  66. memory-map = <0xff800000 0x00800000>;
  67. };
  68. };
  69. gpioa {
  70. compatible = "intel,ich6-gpio";
  71. u-boot,dm-pre-reloc;
  72. reg = <0 0x10>;
  73. bank-name = "A";
  74. };
  75. gpiob {
  76. compatible = "intel,ich6-gpio";
  77. u-boot,dm-pre-reloc;
  78. reg = <0x30 0x10>;
  79. bank-name = "B";
  80. };
  81. gpioc {
  82. compatible = "intel,ich6-gpio";
  83. u-boot,dm-pre-reloc;
  84. reg = <0x40 0x10>;
  85. bank-name = "C";
  86. };
  87. };
  88. };
  89. };