Inicio Explorar Ayuda
Iniciar sesión
8516
/
Test
1
0
Fork 0
Archivos Incidencias 0 Pull Requests 0 Wiki
Rama: master
Ramas Etiquetas
Test
/
board-support
/
u-boot-2017.01+gitAUTOINC+340fb36f04-g340fb36f04
/
arch
/
powerpc
/
include
/
asm
/
ppc4xx-i2c.h

ppc4xx-i2c.h 2.1 KB
Permalink Histórico Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495 
  1. /*
    2. 

  2.  * (C) Copyright 2007-2009
    3. 

  3.  * Stefan Roese, DENX Software Engineering, sr@denx.de.
    4. 

  4.  *
    5. 

  5.  * SPDX-License-Identifier:	GPL-2.0+
    6. 

  6.  */
    7. 

  7. 

  8. #ifndef _4xx_i2c_h_
    9. 

  9. #define _4xx_i2c_h_
    10. 

  10. 

  11. #define IIC_OK		0
    12. 

  12. #define IIC_NOK		1
    13. 

  13. #define IIC_NOK_LA	2		/* Lost arbitration */
    14. 

  14. #define IIC_NOK_ICT	3		/* Incomplete transfer */
    15. 

  15. #define IIC_NOK_XFRA	4		/* Transfer aborted */
    16. 

  16. #define IIC_NOK_DATA	5		/* No data in buffer */
    17. 

  17. #define IIC_NOK_TOUT	6		/* Transfer timeout */
    18. 

  18. 

  19. #define IIC_TIMEOUT	1		/* 1 second */
    20. 

  20. 

  21. struct ppc4xx_i2c {
    22. 

  22. 	u8 mdbuf;
    23. 

  23. 	u8 res1;
    24. 

  24. 	u8 sdbuf;
    25. 

  25. 	u8 res2;
    26. 

  26. 	u8 lmadr;
    27. 

  27. 	u8 hmadr;
    28. 

  28. 	u8 cntl;
    29. 

  29. 	u8 mdcntl;
    30. 

  30. 	u8 sts;
    31. 

  31. 	u8 extsts;
    32. 

  32. 	u8 lsadr;
    33. 

  33. 	u8 hsadr;
    34. 

  34. 	u8 clkdiv;
    35. 

  35. 	u8 intrmsk;
    36. 

  36. 	u8 xfrcnt;
    37. 

  37. 	u8 xtcntlss;
    38. 

  38. 	u8 directcntl;
    39. 

  39. 	u8 intr;
    40. 

  40. };
    41. 

  41. 

  42. /* MDCNTL Register Bit definition */
    43. 

  43. #define IIC_MDCNTL_HSCL		0x01
    44. 

  44. #define IIC_MDCNTL_EUBS		0x02
    45. 

  45. #define IIC_MDCNTL_EINT		0x04
    46. 

  46. #define IIC_MDCNTL_ESM		0x08
    47. 

  47. #define IIC_MDCNTL_FSM		0x10
    48. 

  48. #define IIC_MDCNTL_EGC		0x20
    49. 

  49. #define IIC_MDCNTL_FMDB		0x40
    50. 

  50. #define IIC_MDCNTL_FSDB		0x80
    51. 

  51. 

  52. /* CNTL Register Bit definition */
    53. 

  53. #define IIC_CNTL_PT		0x01
    54. 

  54. #define IIC_CNTL_READ		0x02
    55. 

  55. #define IIC_CNTL_CHT		0x04
    56. 

  56. #define IIC_CNTL_RPST		0x08
    57. 

  57. /* bit 2/3 for Transfer count*/
    58. 

  58. #define IIC_CNTL_AMD		0x40
    59. 

  59. #define IIC_CNTL_HMT		0x80
    60. 

  60. 

  61. /* STS Register Bit definition */
    62. 

  62. #define IIC_STS_PT		0x01
    63. 

  63. #define IIC_STS_IRQA		0x02
    64. 

  64. #define IIC_STS_ERR		0x04
    65. 

  65. #define IIC_STS_SCMP		0x08
    66. 

  66. #define IIC_STS_MDBF		0x10
    67. 

  67. #define IIC_STS_MDBS		0x20
    68. 

  68. #define IIC_STS_SLPR		0x40
    69. 

  69. #define IIC_STS_SSS		0x80
    70. 

  70. 

  71. /* EXTSTS Register Bit definition */
    72. 

  72. #define IIC_EXTSTS_XFRA		0x01
    73. 

  73. #define IIC_EXTSTS_ICT		0x02
    74. 

  74. #define IIC_EXTSTS_LA		0x04
    75. 

  75. #define IIC_EXTSTS_BCS_MASK	0x70
    76. 

  76. #define IIC_EXTSTS_BCS_FREE	0x40
    77. 

  77. 

  78. /* XTCNTLSS Register Bit definition */
    79. 

  79. #define IIC_XTCNTLSS_SRST	0x01
    80. 

  80. #define IIC_XTCNTLSS_EPI	0x02
    81. 

  81. #define IIC_XTCNTLSS_SDBF	0x04
    82. 

  82. #define IIC_XTCNTLSS_SBDD	0x08
    83. 

  83. #define IIC_XTCNTLSS_SWS	0x10
    84. 

  84. #define IIC_XTCNTLSS_SWC	0x20
    85. 

  85. #define IIC_XTCNTLSS_SRS	0x40
    86. 

  86. #define IIC_XTCNTLSS_SRC	0x80
    87. 

  87. 

  88. /* IICx_DIRECTCNTL register */
    89. 

  89. #define IIC_DIRCNTL_SDAC	0x08
    90. 

  90. #define IIC_DIRCNTL_SCC		0x04
    91. 

  91. #define IIC_DIRCNTL_MSDA	0x02
    92. 

  92. #define IIC_DIRCNTL_MSC		0x01
    93. 

  93. 

  94. #define DIRCTNL_FREE(v)		(((v) & 0x0f) == 0x0f)
    95. 

  95. #endif
    96.