m5272.h 6.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190
  1. /*
  2. * mcf5272.h -- Definitions for Motorola Coldfire 5272
  3. *
  4. * Based on mcf5272sim.h of uCLinux distribution:
  5. * (C) Copyright 1999, Greg Ungerer (gerg@snapgear.com)
  6. * (C) Copyright 2000, Lineo Inc. (www.lineo.com)
  7. *
  8. * SPDX-License-Identifier: GPL-2.0+
  9. */
  10. #ifndef mcf5272_h
  11. #define mcf5272_h
  12. /****************************************************************************/
  13. /*
  14. * Size of internal RAM
  15. */
  16. #define INT_RAM_SIZE 4096
  17. #define GPIO_PACNT_PA15MSK (0xC0000000)
  18. #define GPIO_PACNT_DGNT1 (0x40000000)
  19. #define GPIO_PACNT_PA14MSK (0x30000000)
  20. #define GPIO_PACNT_DREQ1 (0x10000000)
  21. #define GPIO_PACNT_PA13MSK (0x0C000000)
  22. #define GPIO_PACNT_DFSC3 (0x04000000)
  23. #define GPIO_PACNT_PA12MSK (0x03000000)
  24. #define GPIO_PACNT_DFSC2 (0x01000000)
  25. #define GPIO_PACNT_PA11MSK (0x00C00000)
  26. #define GPIO_PACNT_QSPI_CS1 (0x00800000)
  27. #define GPIO_PACNT_PA10MSK (0x00300000)
  28. #define GPIO_PACNT_DREQ0 (0x00100000)
  29. #define GPIO_PACNT_PA9MSK (0x000C0000)
  30. #define GPIO_PACNT_DGNT0 (0x00040000)
  31. #define GPIO_PACNT_PA8MSK (0x00030000)
  32. #define GPIO_PACNT_FSC0 (0x00010000)
  33. #define GPIO_PACNT_FSR0 (0x00010000)
  34. #define GPIO_PACNT_PA7MSK (0x0000C000)
  35. #define GPIO_PACNT_DOUT3 (0x00008000)
  36. #define GPIO_PACNT_QSPI_CS3 (0x00004000)
  37. #define GPIO_PACNT_PA6MSK (0x00003000)
  38. #define GPIO_PACNT_USB_RXD (0x00001000)
  39. #define GPIO_PACNT_PA5MSK (0x00000C00)
  40. #define GPIO_PACNT_USB_TXEN (0x00000400)
  41. #define GPIO_PACNT_PA4MSK (0x00000300)
  42. #define GPIO_PACNT_USB_SUSP (0x00000100)
  43. #define GPIO_PACNT_PA3MSK (0x000000C0)
  44. #define GPIO_PACNT_USB_TN (0x00000040)
  45. #define GPIO_PACNT_PA2MSK (0x00000030)
  46. #define GPIO_PACNT_USB_RN (0x00000010)
  47. #define GPIO_PACNT_PA1MSK (0x0000000C)
  48. #define GPIO_PACNT_USB_RP (0x00000004)
  49. #define GPIO_PACNT_PA0MSK (0x00000003)
  50. #define GPIO_PACNT_USB_TP (0x00000001)
  51. #define GPIO_PBCNT_PB15MSK (0xC0000000)
  52. #define GPIO_PBCNT_E_MDC (0x40000000)
  53. #define GPIO_PBCNT_PB14MSK (0x30000000)
  54. #define GPIO_PBCNT_E_RXER (0x10000000)
  55. #define GPIO_PBCNT_PB13MSK (0x0C000000)
  56. #define GPIO_PBCNT_E_RXD1 (0x04000000)
  57. #define GPIO_PBCNT_PB12MSK (0x03000000)
  58. #define GPIO_PBCNT_E_RXD2 (0x01000000)
  59. #define GPIO_PBCNT_PB11MSK (0x00C00000)
  60. #define GPIO_PBCNT_E_RXD3 (0x00400000)
  61. #define GPIO_PBCNT_PB10MSK (0x00300000)
  62. #define GPIO_PBCNT_E_TXD1 (0x00100000)
  63. #define GPIO_PBCNT_PB9MSK (0x000C0000)
  64. #define GPIO_PBCNT_E_TXD2 (0x00040000)
  65. #define GPIO_PBCNT_PB8MSK (0x00030000)
  66. #define GPIO_PBCNT_E_TXD3 (0x00010000)
  67. #define GPIO_PBCNT_PB7MSK (0x0000C000)
  68. #define GPIO_PBCNT_TOUT0 (0x00004000)
  69. #define GPIO_PBCNT_PB6MSK (0x00003000)
  70. #define GPIO_PBCNT_TA (0x00001000)
  71. #define GPIO_PBCNT_PB4MSK (0x00000300)
  72. #define GPIO_PBCNT_URT0_CLK (0x00000100)
  73. #define GPIO_PBCNT_PB3MSK (0x000000C0)
  74. #define GPIO_PBCNT_URT0_RTS (0x00000040)
  75. #define GPIO_PBCNT_PB2MSK (0x00000030)
  76. #define GPIO_PBCNT_URT0_CTS (0x00000010)
  77. #define GPIO_PBCNT_PB1MSK (0x0000000C)
  78. #define GPIO_PBCNT_URT0_RXD (0x00000004)
  79. #define GPIO_PBCNT_URT0_TIN2 (0x00000004)
  80. #define GPIO_PBCNT_PB0MSK (0x00000003)
  81. #define GPIO_PBCNT_URT0_TXD (0x00000001)
  82. #define GPIO_PDCNT_PD7MSK (0x0000C000)
  83. #define GPIO_PDCNT_TIN1 (0x00008000)
  84. #define GPIO_PDCNT_PWM_OUT2 (0x00004000)
  85. #define GPIO_PDCNT_PD6MSK (0x00003000)
  86. #define GPIO_PDCNT_TOUT1 (0x00002000)
  87. #define GPIO_PDCNT_PWM_OUT1 (0x00001000)
  88. #define GPIO_PDCNT_PD5MSK (0x00000C00)
  89. #define GPIO_PDCNT_INT4 (0x00000C00)
  90. #define GPIO_PDCNT_DIN3 (0x00000800)
  91. #define GPIO_PDCNT_PD4MSK (0x00000300)
  92. #define GPIO_PDCNT_URT1_TXD (0x00000200)
  93. #define GPIO_PDCNT_DOUT0 (0x00000100)
  94. #define GPIO_PDCNT_PD3MSK (0x000000C0)
  95. #define GPIO_PDCNT_INT5 (0x000000C0)
  96. #define GPIO_PDCNT_URT1_RTS (0x00000080)
  97. #define GPIO_PDCNT_PD2MSK (0x00000030)
  98. #define GPIO_PDCNT_QSPI_CS2 (0x00000030)
  99. #define GPIO_PDCNT_URT1_CTS (0x00000020)
  100. #define GPIO_PDCNT_PD1MSK (0x0000000C)
  101. #define GPIO_PDCNT_URT1_RXD (0x00000008)
  102. #define GPIO_PDCNT_URT1_TIN3 (0x00000008)
  103. #define GPIO_PDCNT_DIN0 (0x00000004)
  104. #define GPIO_PDCNT_PD0MSK (0x00000003)
  105. #define GPIO_PDCNT_URT1_CLK (0x00000002)
  106. #define GPIO_PDCNT_DCL0 (0x00000001)
  107. #define INT_RSVD0 (0)
  108. #define INT_INT1 (1)
  109. #define INT_INT2 (2)
  110. #define INT_INT3 (3)
  111. #define INT_INT4 (4)
  112. #define INT_TMR0 (5)
  113. #define INT_TMR1 (6)
  114. #define INT_TMR2 (7)
  115. #define INT_TMR3 (8)
  116. #define INT_UART1 (9)
  117. #define INT_UART2 (10)
  118. #define INT_PLIP (11)
  119. #define INT_PLIA (12)
  120. #define INT_USB0 (13)
  121. #define INT_USB1 (14)
  122. #define INT_USB2 (15)
  123. #define INT_USB3 (16)
  124. #define INT_USB4 (17)
  125. #define INT_USB5 (18)
  126. #define INT_USB6 (19)
  127. #define INT_USB7 (20)
  128. #define INT_DMA (21)
  129. #define INT_ERX (22)
  130. #define INT_ETX (23)
  131. #define INT_ENTC (24)
  132. #define INT_QSPI (25)
  133. #define INT_INT5 (26)
  134. #define INT_INT6 (27)
  135. #define INT_SWTO (28)
  136. #define INT_ICR1_TMR0MASK (0x000F000)
  137. #define INT_ICR1_TMR0PI (0x0008000)
  138. #define INT_ICR1_TMR0IPL(x) (((x)&0x7)<<12)
  139. #define INT_ICR1_TMR1MASK (0x0000F00)
  140. #define INT_ICR1_TMR1PI (0x0000800)
  141. #define INT_ICR1_TMR1IPL(x) (((x)&0x7)<<8)
  142. #define INT_ICR1_TMR2MASK (0x00000F0)
  143. #define INT_ICR1_TMR2PI (0x0000080)
  144. #define INT_ICR1_TMR2IPL(x) (((x)&0x7)<<4)
  145. #define INT_ICR1_TMR3MASK (0x000000F)
  146. #define INT_ICR1_TMR3PI (0x0000008)
  147. #define INT_ICR1_TMR3IPL(x) (((x)&0x7))
  148. #define INT_ISR_INT31 (0x80000000)
  149. #define INT_ISR_INT30 (0x40000000)
  150. #define INT_ISR_INT29 (0x20000000)
  151. #define INT_ISR_INT28 (0x10000000)
  152. #define INT_ISR_INT27 (0x08000000)
  153. #define INT_ISR_INT26 (0x04000000)
  154. #define INT_ISR_INT25 (0x02000000)
  155. #define INT_ISR_INT24 (0x01000000)
  156. #define INT_ISR_INT23 (0x00800000)
  157. #define INT_ISR_INT22 (0x00400000)
  158. #define INT_ISR_INT21 (0x00200000)
  159. #define INT_ISR_INT20 (0x00100000)
  160. #define INT_ISR_INT19 (0x00080000)
  161. #define INT_ISR_INT18 (0x00040000)
  162. #define INT_ISR_INT17 (0x00020000)
  163. #define INT_ISR_INT16 (0x00010000)
  164. #define INT_ISR_INT15 (0x00008000)
  165. #define INT_ISR_INT14 (0x00004000)
  166. #define INT_ISR_INT13 (0x00002000)
  167. #define INT_ISR_INT12 (0x00001000)
  168. #define INT_ISR_INT11 (0x00000800)
  169. #define INT_ISR_INT10 (0x00000400)
  170. #define INT_ISR_INT9 (0x00000200)
  171. #define INT_ISR_INT8 (0x00000100)
  172. #define INT_ISR_INT7 (0x00000080)
  173. #define INT_ISR_INT6 (0x00000040)
  174. #define INT_ISR_INT5 (0x00000020)
  175. #define INT_ISR_INT4 (0x00000010)
  176. #define INT_ISR_INT3 (0x00000008)
  177. #define INT_ISR_INT2 (0x00000004)
  178. #define INT_ISR_INT1 (0x00000002)
  179. #define INT_ISR_INT0 (0x00000001)
  180. #endif /* mcf5272_h */