Inicio Explorar Axuda
Iniciar sesión
8516
/
Test
1
0
Fork 0
Ficheiros Incidencias 0 Pull Requests 0 Wiki
Rama: master
Ramas Etiquetas
Test
/
board-support
/
u-boot-2017.01+gitAUTOINC+340fb36f04-g340fb36f04
/
arch
/
m68k
/
include
/
asm
/
m5253.h

m5253.h 1.6 KB
Permalink Histórico Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657 
  1. /*
    2. 

  2.  * Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
    3. 

  3.  * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
    4. 

  4.  *
    5. 

  5.  * SPDX-License-Identifier:	GPL-2.0+
    6. 

  6.  */
    7. 

  7. 

  8. #ifndef m5253_h
    9. 

  9. #define m5253_h
    10. 

  10. /****************************************************************************/
    11. 

  11. 

  12. /*
    13. 

  13. * PLL Module (PLL)
    14. 

  14. */
    15. 

  15. 

  16. /* Register read/write macros */
    17. 

  17. #define PLL_PLLCR		(0x000180)
    18. 

  18. 

  19. #define SIM_RSR			(0x000000)
    20. 

  20. #define SIM_SYPCR		(0x000001)
    21. 

  21. #define SIM_SWIVR		(0x000002)
    22. 

  22. #define SIM_SWSR		(0x000003)
    23. 

  23. #define SIM_MPARK		(0x00000C)
    24. 

  24. 

  25. /* Bit definitions and macros for RSR */
    26. 

  26. #define SIM_RSR_SWTR		(0x20)
    27. 

  27. #define SIM_RSR_HRST		(0x80)
    28. 

  28. 

  29. /* Register read/write macros */
    30. 

  30. #define CIM_MISCCR		(0x000500)
    31. 

  31. #define CIM_ATA_DADDR		(0x000504)
    32. 

  32. #define CIM_ATA_DCOUNT		(0x000508)
    33. 

  33. #define CIM_RTC_TIME		(0x00050C)
    34. 

  34. #define CIM_USB_CANCLK		(0x000510)
    35. 

  35. 

  36. /* Bit definitions and macros for MISCCR */
    37. 

  37. #define CIM_MISCCR_ADTA		(0x00000001)
    38. 

  38. #define CIM_MISCCR_ADTD		(0x00000002)
    39. 

  39. #define CIM_MISCCR_ADIE		(0x00000004)
    40. 

  40. #define CIM_MISCCR_ADIC		(0x00000008)
    41. 

  41. #define CIM_MISCCR_ADIP		(0x00000010)
    42. 

  42. #define CIM_MISCCR_CPUEND	(0x00000020)
    43. 

  43. #define CIM_MISCCR_DMAEND	(0x00000040)
    44. 

  44. #define CIM_MISCCR_RTCCLR	(0x00000080)
    45. 

  45. #define CIM_MISCCR_RTCPL	(0x00000100)
    46. 

  46. #define CIM_MISCCR_URIE		(0x00000800)
    47. 

  47. #define CIM_MISCCR_URIC		(0x00001000)
    48. 

  48. #define CIM_MISCCR_URIP		(0x00002000)
    49. 

  49. 

  50. /* Bit definitions and macros for ATA_DADDR */
    51. 

  51. #define CIM_ATA_DADDR_ATAADDR(x)	(((x)&0x00003FFF)<<2)
    52. 

  52. #define CIM_ATA_DADDR_RAMADDR(x)	(((x)&0x00003FFF)<<18)
    53. 

  53. 

  54. /* Bit definitions and macros for ATA_DCOUNT */
    55. 

  55. #define CIM_ATA_DCOUNT_COUNT(x)		(((x)&0x0000FFFF))
    56. 

  56. 

  57. #endif				/* m5253_h */
    58.