early-clk-ld20.c 766 B

12345678910111213141516171819202122232425262728293031323334
  1. /*
  2. * Copyright (C) 2016 Masahiro Yamada <yamada.masahiro@socionext.com>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include <linux/io.h>
  7. #include "../init.h"
  8. #include "../sc64-regs.h"
  9. int uniphier_ld20_early_clk_init(const struct uniphier_board_data *bd)
  10. {
  11. u32 tmp;
  12. /* deassert reset */
  13. tmp = readl(SC_RSTCTRL7);
  14. tmp |= SC_RSTCTRL7_UMCSB | SC_RSTCTRL7_UMCA2 | SC_RSTCTRL7_UMCA1 |
  15. SC_RSTCTRL7_UMCA0 | SC_RSTCTRL7_UMC32 | SC_RSTCTRL7_UMC31 |
  16. SC_RSTCTRL7_UMC30;
  17. writel(tmp, SC_RSTCTRL7);
  18. /* provide clocks */
  19. tmp = readl(SC_CLKCTRL4);
  20. tmp |= SC_CLKCTRL4_PERI;
  21. writel(tmp, SC_CLKCTRL4);
  22. tmp = readl(SC_CLKCTRL7);
  23. tmp |= SC_CLKCTRL7_UMCSB | SC_CLKCTRL7_UMC32 | SC_CLKCTRL7_UMC31 |
  24. SC_CLKCTRL7_UMC30;
  25. writel(tmp, SC_CLKCTRL7);
  26. return 0;
  27. }