clk-ld4.c 876 B

123456789101112131415161718192021222324252627282930313233343536373839404142
  1. /*
  2. * Copyright (C) 2011-2015 Panasonic Corporation
  3. * Copyright (C) 2015-2016 Socionext Inc.
  4. * Author: Masahiro Yamada <yamada.masahiro@socionext.com>
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. #include <linux/io.h>
  9. #include "../init.h"
  10. #include "../sc-regs.h"
  11. void uniphier_ld4_clk_init(void)
  12. {
  13. u32 tmp;
  14. /* deassert reset */
  15. tmp = readl(SC_RSTCTRL);
  16. #ifdef CONFIG_UNIPHIER_ETH
  17. tmp |= SC_RSTCTRL_NRST_ETHER;
  18. #endif
  19. #ifdef CONFIG_NAND_DENALI
  20. tmp |= SC_RSTCTRL_NRST_NAND;
  21. #endif
  22. writel(tmp, SC_RSTCTRL);
  23. readl(SC_RSTCTRL); /* dummy read */
  24. /* provide clocks */
  25. tmp = readl(SC_CLKCTRL);
  26. #ifdef CONFIG_UNIPHIER_ETH
  27. tmp |= SC_CLKCTRL_CEN_ETHER;
  28. #endif
  29. #ifdef CONFIG_USB_EHCI
  30. tmp |= SC_CLKCTRL_CEN_MIO | SC_CLKCTRL_CEN_STDMAC;
  31. #endif
  32. #ifdef CONFIG_NAND_DENALI
  33. tmp |= SC_CLKCTRL_CEN_NAND;
  34. #endif
  35. writel(tmp, SC_CLKCTRL);
  36. readl(SC_CLKCTRL); /* dummy read */
  37. }