boot-mode-ld4.c 2.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. /*
  2. * Copyright (C) 2014-2015 Masahiro Yamada <yamada.masahiro@socionext.com>
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. #include <common.h>
  7. #include <spl.h>
  8. #include <linux/io.h>
  9. #include "../sg-regs.h"
  10. #include "boot-device.h"
  11. struct boot_device_info boot_device_table[] = {
  12. {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 128KB, Addr 4)"},
  13. {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 128KB, Addr 5)"},
  14. {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 128KB, Addr 5)"},
  15. {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 256KB, Addr 5)"},
  16. {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 256KB, Addr 5)"},
  17. {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 512KB, Addr 5)"},
  18. {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 512KB, Addr 5)"},
  19. {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 24, EraseSize 1MB, Addr 5)"},
  20. {BOOT_DEVICE_NAND, "NAND (Mirror 4, ECC 24, EraseSize 1MB, Addr 5)"},
  21. {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, EraseSize 128KB, Addr 5)"},
  22. {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, EraseSize 128KB, Addr 5)"},
  23. {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, EraseSize 256KB, Addr 5)"},
  24. {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, EraseSize 256KB, Addr 5)"},
  25. {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, EraseSize 512KB, Addr 5)"},
  26. {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, EraseSize 512KB, Addr 5)"},
  27. {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 24, EraseSize 512KB, Addr 5)"},
  28. {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, ONFI, Addr 4)"},
  29. {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, ONFI, Addr 5)"},
  30. {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, ONFI, Addr 5)"},
  31. {BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 24, ONFI, Addr 5)"},
  32. {BOOT_DEVICE_NAND, "NAND (Mirror 4, ECC 24, ONFI, Addr 5)"},
  33. {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, ONFI, Addr 5)"},
  34. {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, ONFI, Addr 5)"},
  35. {BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 24, ONFI, Addr 5)"},
  36. {BOOT_DEVICE_MMC1, "eMMC (3.3V)"},
  37. {BOOT_DEVICE_MMC1, "eMMC (1.8V)"},
  38. {BOOT_DEVICE_NONE, "Reserved"},
  39. {BOOT_DEVICE_NONE, "Reserved"},
  40. {BOOT_DEVICE_NONE, "Reserved"},
  41. {BOOT_DEVICE_NONE, "Reserved"},
  42. {BOOT_DEVICE_NONE, "Reserved"},
  43. {BOOT_DEVICE_NOR, "NOR (XECS0)"},
  44. };
  45. static int get_boot_mode_sel(void)
  46. {
  47. return (readl(SG_PINMON0) >> 1) & 0x1f;
  48. }
  49. u32 uniphier_ld4_boot_device(void)
  50. {
  51. int boot_mode;
  52. boot_mode = get_boot_mode_sel();
  53. return boot_device_table[boot_mode].type;
  54. }
  55. void uniphier_ld4_boot_mode_show(void)
  56. {
  57. int mode_sel, i;
  58. mode_sel = get_boot_mode_sel();
  59. puts("Boot Mode Pin:\n");
  60. for (i = 0; i < ARRAY_SIZE(boot_device_table); i++)
  61. printf(" %c %02x %s\n", i == mode_sel ? '*' : ' ', i,
  62. boot_device_table[i].info);
  63. }