1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162 |
- #ifndef AVIVOD_H
- #define AVIVOD_H
- #define D1CRTC_CONTROL 0x6080
- #define CRTC_EN (1 << 0)
- #define D1CRTC_STATUS 0x609c
- #define D1CRTC_UPDATE_LOCK 0x60E8
- #define D1GRPH_PRIMARY_SURFACE_ADDRESS 0x6110
- #define D1GRPH_SECONDARY_SURFACE_ADDRESS 0x6118
- #define D2CRTC_CONTROL 0x6880
- #define D2CRTC_STATUS 0x689c
- #define D2CRTC_UPDATE_LOCK 0x68E8
- #define D2GRPH_PRIMARY_SURFACE_ADDRESS 0x6910
- #define D2GRPH_SECONDARY_SURFACE_ADDRESS 0x6918
- #define D1VGA_CONTROL 0x0330
- #define DVGA_CONTROL_MODE_ENABLE (1 << 0)
- #define DVGA_CONTROL_TIMING_SELECT (1 << 8)
- #define DVGA_CONTROL_SYNC_POLARITY_SELECT (1 << 9)
- #define DVGA_CONTROL_OVERSCAN_TIMING_SELECT (1 << 10)
- #define DVGA_CONTROL_OVERSCAN_COLOR_EN (1 << 16)
- #define DVGA_CONTROL_ROTATE (1 << 24)
- #define D2VGA_CONTROL 0x0338
- #define VGA_HDP_CONTROL 0x328
- #define VGA_MEM_PAGE_SELECT_EN (1 << 0)
- #define VGA_MEMORY_DISABLE (1 << 4)
- #define VGA_RBBM_LOCK_DISABLE (1 << 8)
- #define VGA_SOFT_RESET (1 << 16)
- #define VGA_MEMORY_BASE_ADDRESS 0x0310
- #define VGA_RENDER_CONTROL 0x0300
- #define VGA_VSTATUS_CNTL_MASK 0x00030000
- #endif
|