cmpxchg.h 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248
  1. /*
  2. * This file is subject to the terms and conditions of the GNU General Public
  3. * License. See the file "COPYING" in the main directory of this archive
  4. * for more details.
  5. *
  6. * Copyright (C) 2003, 06, 07 by Ralf Baechle (ralf@linux-mips.org)
  7. */
  8. #ifndef __ASM_CMPXCHG_H
  9. #define __ASM_CMPXCHG_H
  10. #include <linux/bug.h>
  11. #include <linux/irqflags.h>
  12. #include <asm/compiler.h>
  13. #include <asm/war.h>
  14. static inline unsigned long __xchg_u32(volatile int * m, unsigned int val)
  15. {
  16. __u32 retval;
  17. smp_mb__before_llsc();
  18. if (kernel_uses_llsc && R10000_LLSC_WAR) {
  19. unsigned long dummy;
  20. __asm__ __volatile__(
  21. " .set arch=r4000 \n"
  22. "1: ll %0, %3 # xchg_u32 \n"
  23. " .set mips0 \n"
  24. " move %2, %z4 \n"
  25. " .set arch=r4000 \n"
  26. " sc %2, %1 \n"
  27. " beqzl %2, 1b \n"
  28. " .set mips0 \n"
  29. : "=&r" (retval), "=" GCC_OFF_SMALL_ASM() (*m), "=&r" (dummy)
  30. : GCC_OFF_SMALL_ASM() (*m), "Jr" (val)
  31. : "memory");
  32. } else if (kernel_uses_llsc) {
  33. unsigned long dummy;
  34. do {
  35. __asm__ __volatile__(
  36. " .set "MIPS_ISA_ARCH_LEVEL" \n"
  37. " ll %0, %3 # xchg_u32 \n"
  38. " .set mips0 \n"
  39. " move %2, %z4 \n"
  40. " .set "MIPS_ISA_ARCH_LEVEL" \n"
  41. " sc %2, %1 \n"
  42. " .set mips0 \n"
  43. : "=&r" (retval), "=" GCC_OFF_SMALL_ASM() (*m),
  44. "=&r" (dummy)
  45. : GCC_OFF_SMALL_ASM() (*m), "Jr" (val)
  46. : "memory");
  47. } while (unlikely(!dummy));
  48. } else {
  49. unsigned long flags;
  50. raw_local_irq_save(flags);
  51. retval = *m;
  52. *m = val;
  53. raw_local_irq_restore(flags); /* implies memory barrier */
  54. }
  55. smp_llsc_mb();
  56. return retval;
  57. }
  58. #ifdef CONFIG_64BIT
  59. static inline __u64 __xchg_u64(volatile __u64 * m, __u64 val)
  60. {
  61. __u64 retval;
  62. smp_mb__before_llsc();
  63. if (kernel_uses_llsc && R10000_LLSC_WAR) {
  64. unsigned long dummy;
  65. __asm__ __volatile__(
  66. " .set arch=r4000 \n"
  67. "1: lld %0, %3 # xchg_u64 \n"
  68. " move %2, %z4 \n"
  69. " scd %2, %1 \n"
  70. " beqzl %2, 1b \n"
  71. " .set mips0 \n"
  72. : "=&r" (retval), "=" GCC_OFF_SMALL_ASM() (*m), "=&r" (dummy)
  73. : GCC_OFF_SMALL_ASM() (*m), "Jr" (val)
  74. : "memory");
  75. } else if (kernel_uses_llsc) {
  76. unsigned long dummy;
  77. do {
  78. __asm__ __volatile__(
  79. " .set "MIPS_ISA_ARCH_LEVEL" \n"
  80. " lld %0, %3 # xchg_u64 \n"
  81. " move %2, %z4 \n"
  82. " scd %2, %1 \n"
  83. " .set mips0 \n"
  84. : "=&r" (retval), "=" GCC_OFF_SMALL_ASM() (*m),
  85. "=&r" (dummy)
  86. : GCC_OFF_SMALL_ASM() (*m), "Jr" (val)
  87. : "memory");
  88. } while (unlikely(!dummy));
  89. } else {
  90. unsigned long flags;
  91. raw_local_irq_save(flags);
  92. retval = *m;
  93. *m = val;
  94. raw_local_irq_restore(flags); /* implies memory barrier */
  95. }
  96. smp_llsc_mb();
  97. return retval;
  98. }
  99. #else
  100. extern __u64 __xchg_u64_unsupported_on_32bit_kernels(volatile __u64 * m, __u64 val);
  101. #define __xchg_u64 __xchg_u64_unsupported_on_32bit_kernels
  102. #endif
  103. static inline unsigned long __xchg(unsigned long x, volatile void * ptr, int size)
  104. {
  105. switch (size) {
  106. case 4:
  107. return __xchg_u32(ptr, x);
  108. case 8:
  109. return __xchg_u64(ptr, x);
  110. }
  111. return x;
  112. }
  113. #define xchg(ptr, x) \
  114. ({ \
  115. BUILD_BUG_ON(sizeof(*(ptr)) & ~0xc); \
  116. \
  117. ((__typeof__(*(ptr))) \
  118. __xchg((unsigned long)(x), (ptr), sizeof(*(ptr)))); \
  119. })
  120. #define __cmpxchg_asm(ld, st, m, old, new) \
  121. ({ \
  122. __typeof(*(m)) __ret; \
  123. \
  124. if (kernel_uses_llsc && R10000_LLSC_WAR) { \
  125. __asm__ __volatile__( \
  126. " .set push \n" \
  127. " .set noat \n" \
  128. " .set arch=r4000 \n" \
  129. "1: " ld " %0, %2 # __cmpxchg_asm \n" \
  130. " bne %0, %z3, 2f \n" \
  131. " .set mips0 \n" \
  132. " move $1, %z4 \n" \
  133. " .set arch=r4000 \n" \
  134. " " st " $1, %1 \n" \
  135. " beqzl $1, 1b \n" \
  136. "2: \n" \
  137. " .set pop \n" \
  138. : "=&r" (__ret), "=" GCC_OFF_SMALL_ASM() (*m) \
  139. : GCC_OFF_SMALL_ASM() (*m), "Jr" (old), "Jr" (new) \
  140. : "memory"); \
  141. } else if (kernel_uses_llsc) { \
  142. __asm__ __volatile__( \
  143. " .set push \n" \
  144. " .set noat \n" \
  145. " .set "MIPS_ISA_ARCH_LEVEL" \n" \
  146. "1: " ld " %0, %2 # __cmpxchg_asm \n" \
  147. " bne %0, %z3, 2f \n" \
  148. " .set mips0 \n" \
  149. " move $1, %z4 \n" \
  150. " .set "MIPS_ISA_ARCH_LEVEL" \n" \
  151. " " st " $1, %1 \n" \
  152. " beqz $1, 1b \n" \
  153. " .set pop \n" \
  154. "2: \n" \
  155. : "=&r" (__ret), "=" GCC_OFF_SMALL_ASM() (*m) \
  156. : GCC_OFF_SMALL_ASM() (*m), "Jr" (old), "Jr" (new) \
  157. : "memory"); \
  158. } else { \
  159. unsigned long __flags; \
  160. \
  161. raw_local_irq_save(__flags); \
  162. __ret = *m; \
  163. if (__ret == old) \
  164. *m = new; \
  165. raw_local_irq_restore(__flags); \
  166. } \
  167. \
  168. __ret; \
  169. })
  170. /*
  171. * This function doesn't exist, so you'll get a linker error
  172. * if something tries to do an invalid cmpxchg().
  173. */
  174. extern void __cmpxchg_called_with_bad_pointer(void);
  175. #define __cmpxchg(ptr, old, new, pre_barrier, post_barrier) \
  176. ({ \
  177. __typeof__(ptr) __ptr = (ptr); \
  178. __typeof__(*(ptr)) __old = (old); \
  179. __typeof__(*(ptr)) __new = (new); \
  180. __typeof__(*(ptr)) __res = 0; \
  181. \
  182. pre_barrier; \
  183. \
  184. switch (sizeof(*(__ptr))) { \
  185. case 4: \
  186. __res = __cmpxchg_asm("ll", "sc", __ptr, __old, __new); \
  187. break; \
  188. case 8: \
  189. if (sizeof(long) == 8) { \
  190. __res = __cmpxchg_asm("lld", "scd", __ptr, \
  191. __old, __new); \
  192. break; \
  193. } \
  194. default: \
  195. __cmpxchg_called_with_bad_pointer(); \
  196. break; \
  197. } \
  198. \
  199. post_barrier; \
  200. \
  201. __res; \
  202. })
  203. #define cmpxchg(ptr, old, new) __cmpxchg(ptr, old, new, smp_mb__before_llsc(), smp_llsc_mb())
  204. #define cmpxchg_local(ptr, old, new) __cmpxchg(ptr, old, new, , )
  205. #ifdef CONFIG_64BIT
  206. #define cmpxchg64_local(ptr, o, n) \
  207. ({ \
  208. BUILD_BUG_ON(sizeof(*(ptr)) != 8); \
  209. cmpxchg_local((ptr), (o), (n)); \
  210. })
  211. #define cmpxchg64(ptr, o, n) \
  212. ({ \
  213. BUILD_BUG_ON(sizeof(*(ptr)) != 8); \
  214. cmpxchg((ptr), (o), (n)); \
  215. })
  216. #else
  217. #include <asm-generic/cmpxchg-local.h>
  218. #define cmpxchg64_local(ptr, o, n) __cmpxchg64_local_generic((ptr), (o), (n))
  219. #define cmpxchg64(ptr, o, n) cmpxchg64_local((ptr), (o), (n))
  220. #endif
  221. #endif /* __ASM_CMPXCHG_H */