cadence-quadspi.txt 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657
  1. * Cadence Quad SPI controller
  2. Required properties:
  3. - compatible : Should be "cdns,qspi-nor".
  4. TI K2G platform must contain "ti,k2g-qspi".
  5. - reg : Contains two entries, each of which is a tuple consisting of a
  6. physical address and length. The first entry is the address and
  7. length of the controller register set. The second entry is the
  8. address and length of the QSPI Controller data area.
  9. - interrupts : Unit interrupt specifier for the controller interrupt.
  10. - clocks : phandle to the Quad SPI clock.
  11. - cdns,fifo-depth : Size of the data FIFO in words.
  12. - cdns,fifo-width : Bus width of the data FIFO in bytes.
  13. - cdns,trigger-address : 32-bit indirect AHB trigger address.
  14. Optional properties:
  15. - cdns,is-decoded-cs : Flag to indicate whether decoder is used or not.
  16. Optional subnodes:
  17. Subnodes of the Cadence Quad SPI controller are spi slave nodes with additional
  18. custom properties:
  19. - cdns,read-delay : Delay for read capture logic, in clock cycles
  20. - cdns,tshsl-ns : Delay in nanoseconds for the length that the master
  21. mode chip select outputs are de-asserted between
  22. transactions.
  23. - cdns,tsd2d-ns : Delay in nanoseconds between one chip select being
  24. de-activated and the activation of another.
  25. - cdns,tchsh-ns : Delay in nanoseconds between last bit of current
  26. transaction and deasserting the device chip select
  27. (qspi_n_ss_out).
  28. - cdns,tslch-ns : Delay in nanoseconds between setting qspi_n_ss_out low
  29. and first bit transfer.
  30. Example:
  31. qspi: spi@ff705000 {
  32. compatible = "cdns,qspi-nor";
  33. #address-cells = <1>;
  34. #size-cells = <0>;
  35. reg = <0xff705000 0x1000>,
  36. <0xffa00000 0x1000>;
  37. interrupts = <0 151 4>;
  38. clocks = <&qspi_clk>;
  39. cdns,is-decoded-cs;
  40. cdns,fifo-depth = <128>;
  41. cdns,fifo-width = <4>;
  42. cdns,trigger-address = <0x00000000>;
  43. flash0: n25q00@0 {
  44. ...
  45. cdns,read-delay = <4>;
  46. cdns,tshsl-ns = <50>;
  47. cdns,tsd2d-ns = <50>;
  48. cdns,tchsh-ns = <4>;
  49. cdns,tslch-ns = <4>;
  50. };
  51. };