cpu.c 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114
  1. /*
  2. *
  3. * (C) Copyright 2000-2003
  4. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  5. *
  6. * Copyright (C) 2004-2007, 2012 Freescale Semiconductor, Inc.
  7. * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
  8. *
  9. * SPDX-License-Identifier: GPL-2.0+
  10. */
  11. #include <common.h>
  12. #include <watchdog.h>
  13. #include <command.h>
  14. #include <netdev.h>
  15. #include <asm/immap.h>
  16. #include <asm/io.h>
  17. DECLARE_GLOBAL_DATA_PTR;
  18. int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
  19. {
  20. rcm_t *rcm = (rcm_t *) (MMAP_RCM);
  21. udelay(1000);
  22. out_8(&rcm->rcr, RCM_RCR_FRCRSTOUT);
  23. udelay(10000);
  24. setbits_8(&rcm->rcr, RCM_RCR_SOFTRST);
  25. /* we don't return! */
  26. return 0;
  27. };
  28. int checkcpu(void)
  29. {
  30. ccm_t *ccm = (ccm_t *) MMAP_CCM;
  31. u16 msk;
  32. u16 id = 0;
  33. u8 ver;
  34. puts("CPU: ");
  35. msk = (in_be16(&ccm->cir) >> 6);
  36. ver = (in_be16(&ccm->cir) & 0x003f);
  37. switch (msk) {
  38. case 0x48:
  39. id = 54455;
  40. break;
  41. case 0x49:
  42. id = 54454;
  43. break;
  44. case 0x4a:
  45. id = 54453;
  46. break;
  47. case 0x4b:
  48. id = 54452;
  49. break;
  50. case 0x4d:
  51. id = 54451;
  52. break;
  53. case 0x4f:
  54. id = 54450;
  55. break;
  56. case 0x9F:
  57. id = 54410;
  58. break;
  59. case 0xA0:
  60. id = 54415;
  61. break;
  62. case 0xA1:
  63. id = 54416;
  64. break;
  65. case 0xA2:
  66. id = 54417;
  67. break;
  68. case 0xA3:
  69. id = 54418;
  70. break;
  71. }
  72. if (id) {
  73. char buf1[32], buf2[32], buf3[32];
  74. printf("Freescale MCF%d (Mask:%01x Version:%x)\n", id, msk,
  75. ver);
  76. printf(" CPU CLK %s MHz BUS CLK %s MHz FLB CLK %s MHz\n",
  77. strmhz(buf1, gd->cpu_clk),
  78. strmhz(buf2, gd->bus_clk),
  79. strmhz(buf3, gd->arch.flb_clk));
  80. #ifdef CONFIG_PCI
  81. printf(" PCI CLK %s MHz INP CLK %s MHz VCO CLK %s MHz\n",
  82. strmhz(buf1, gd->pci_clk),
  83. strmhz(buf2, gd->arch.inp_clk),
  84. strmhz(buf3, gd->arch.vco_clk));
  85. #else
  86. printf(" INP CLK %s MHz VCO CLK %s MHz\n",
  87. strmhz(buf1, gd->arch.inp_clk),
  88. strmhz(buf2, gd->arch.vco_clk));
  89. #endif
  90. }
  91. return 0;
  92. }
  93. #if defined(CONFIG_MCFFEC)
  94. /* Default initializations for MCFFEC controllers. To override,
  95. * create a board-specific function called:
  96. * int board_eth_init(bd_t *bis)
  97. */
  98. int cpu_eth_init(bd_t *bis)
  99. {
  100. return mcffec_initialize(bis);
  101. }
  102. #endif